Welcome to the 3rd edition of the Arrow Electronics Development Tools brochure. In a global and collaborative effort, we have teamed up once again with Altera and Linear Technology, as well as Samtec, Micron, and Silicon Labs. Since 2009, through our development tool brochures, we’ve delivered, verified, and optimized power and analog solutions for a wide range of programmable devices.

We are excited about the addition of the new 28-nm devices to the brochure. As system performance, power, and cost requirements continue to expand and conflict, you’ll be able to find the devices that meet your new levels of performance, integration, and power consumption.

Linear Technology has worked closely with Altera and their strategic partners to provide you with approved and tested solutions for your FPGA and CPLD-based systems. This brochure gives you the means to evaluate their powerful development tools and tap into technology leadership. Arrow’s experts will help you select the right tools for your new design.

Arrow will help guide you at every step of your product’s development. Our factory-certified FAEs support Altera and Linear Technology while also designing and working across a broad range of applications. Arrow’s world-class design services, training, and tools keep your project on track and minimize your time to market.

To purchase the development tools you need listed in this brochure, visit www.arrow.com/alteratools.
Table of Contents

4 Altera® Device Descriptions
5 Altera Cyclone® V E Development Kit
6 Altera Stratix® IV E FPGA Development Kit
6 Terasic® TR4 Stratix IV Board
7 Terasic DE2i-150 Cyclone IV Board
7 Altera Cyclone III FPGA Starter Kit
8 Altera Cyclone III FPGA Development Kit
8 Altera Cyclone III LS FPGA Development Kit
9 Altera MAX® II Development Kit
9 Terasic MAX II Micro Development Kit

GENERAL PURPOSE
10 Arrow BeMicro SDK Evaluation Kit
10 Arrow BeUSB 3.0 Daughtercard
11 Altera Embedded Systems Development Kit, Cyclone III Edition
12 Altera Nios® II Embedded Evaluation Kit, Cyclone III Edition
13 Altera Stratix V GX FPGA Development Kit
14 Altera Transceiver Signal Integrity Kit, Stratix V GX Edition
14 Altera 100G Development Kit, Stratix V Edition
15 Altera Stratix IV GX FPGA Development Kit
16 Terasic DE5-Net Stratix V Board
16 Altera Transceiver Signal Integrity Kit, Stratix IV GX Edition
17 Altera Arria® V GT FPGA Development Kit
18 Altera Arria V GX Starter Kit
19 Altera Cyclone V GX Development Kit
20 Altera Cyclone IV GX Transceiver Starter Kit
21 Altera DSP Development Kit, Stratix V Edition

EMBEDDED
22 Altera Audio Video Development Kit, Stratix IV GX Edition
23 Altera DSP Development Kit, Cyclone III Edition

I/O INTERCONNECT
24 GPIO HSMC Card
24 Ethernet HSMC Card
24 DVI HSMC Card
24 SATA/SAS HSMC Card
24 Dual XAUI to SFP+ HSMC Card
25 SFP HSMC Board
25 SDI Transceiver HSMC Board
25 High-Speed A/D and D/A Daughterboard
25 High-Definition Multimedia Interface
25 AD/DA Data Conversion Card

DSP
26 Altera Quartus® II Design Software

HSMC DAUGHTERCARDS
28 Linear Technology’s Tested and Approved Analog Solutions for Altera

DESIGN SOFTWARE
29 Micron Memory Makes It Easy to Design with Altera’s FPGAs

LINEAR TECHNOLOGY
30 Silicon Labs Clocks and Oscillators — Ideal for Altera FPGAs

MICRON
31 Samtec’s FPGA-Based Evaluation Kits & Development Boards

SILICON LABS
The industry’s most advanced FPGA and CPLD technologies

The Stratix FPGA series enables you to deliver high-performance, state-of-the-art products to market faster with lower risk and higher productivity. With its high density, high performance, and rich feature set, you can integrate more functions and maximize performance. Using the Quartus II design software suite, along with a broad portfolio of IP, you can gain the highest level of productivity for large and complex team-based designs. Also contributing to the total solution are HardCopy ASICs, which provide a seamless migration path to low-cost volume production. Backed by Altera’s track record as a reliable and high-quality supplier, the Stratix FPGA series delivers the technology resources you need to design with confidence.

Key features
• Industry’s biggest and fastest FPGAs
• Lowest power high-end FPGAs
• Only FPGAs with integrated 11.3 Gbps transceivers
• Flexible and high-performance I/O pins
• Highest DSP and memory capabilities
• Path to low-cost, lowest risk HardCopy ASICs, including transceiver option
• Volatile and non-volatile design security
• Quartus II design software for highest performance and productivity

Arria series FPGAs optimize power, performance, and cost for applications requiring 3G transceivers. This series is ideal for a wide range of applications using mainstream protocols such as PCIe, CPRI, SDI, GbE, and more. With the integrated Quartus II design environment, IP, reference designs, design examples, and development kits, you’ll get your design up and running in no time.

Key features
• Optimized power, performance, and cost for 3G applications
• Proven transceiver architecture with best-in-class signal integrity
• Highly productive, easy-to-use common design environment
• Ready-to-use reference designs, design examples, and IP

For your cost-sensitive, high-volume applications, Altera offers the Cyclone FPGA series—the industry’s only FPGAs designed from the ground up for low cost. Each family member is individually optimized for cost, and delivers a high-volume solution that’s competitive with ASICs and ASSPs. This series of FPGAs—including the 60-nm Cyclone IV, 65-nm Cyclone III, 90-nm Cyclone II, and 130-nm Cyclone families—delivers a customer-defined feature set, industry-leading performance, and the lowest power consumption.

Key features
• The lowest cost, lowest power FPGAs in their class
• Integrated transceiver I/Os and PCIe hard IP
• High-performance DSP
• Low-cost embedded processing
• Free Quartus II Web Edition software support
• Free ModelSim®-Altera Web Edition software support
• Available in commercial, industrial, extended industrial, and automotive temperature grades

Altera’s market-leading MAX series of CPLDs are world-class, low-cost devices designed for virtually any digital and some analog control functions. As non-volatile, single-chip solutions, MAX CPLDs are easy to incorporate into your system. With the devices, you can solve board-level issues such as insufficient I/O pins on a processor; manage analog I/Os for light, sound, and motion; apply level-shifting signals or buses between components; and inexpensively convert incompatible interfaces (a.k.a. “glue logic”). Designed to be hassle-free with intuitive device behavior and software, MAX CPLDs give you the freedom to focus on your more complex design challenges.

Key features
• Low cost
• Zero-power options
• Ultra-small packages
• Instant-on and non-volatile
• In-system programmability (ISP)
• Free Quartus II Web Edition software support
• Free ModelSim®-Altera Web Edition software support

Visit www.arrow.com/alteratools or call your local Arrow representative.
Altera Cyclone V E Development Kit
Altera's Cyclone® V E Development Kit offers a comprehensive general-purpose development platform for many markets and applications, such as industrial communications and automation applications. The kit features a Cyclone V FPGA and a multitude of on-board resources including multiple banks of DDR3 and LPDDR memory, LCD character display, LEDs, user switches, and USB and RJ45 connectors. The Cyclone V E Development Kit gives industrial equipment designers greater flexibility in implementing real-time Ethernet communications with Industrial Ethernet intellectual property (IP) cores.

**Development Kit Contents**

**Altera device**
- DK-DEV-5CEA7N

**Configuration**
- On Board Blaster II (USB, PHY, Max V)
- JTAG direct via JTAG header

**General user input/output**
- User control
- Three pushbuttons
- Eight LEDs
- Four dip switches (8 typical)
- 2x resets (CPU reset, Dev Clear)
- LCD: character LCD (16x2)

**Memory devices**
- DDR3 x64 with ECC @ 400 MHz
- DDR3 x32 with ECC (soft memory controller)
- LPDDR2 x16 (soft memory controller)

**Components and interfaces**
- USB connector for configuration or connect
- RJ45 for Ethernet

**Quartus II design software included with kit**
- Quartus II Web Edition Software

**Linear Technology Components**
- **LTC3608** 18 V, 8 A monolithic synchronous step-down DC/DC converter
- **LTC3600** 15 V, 1.5 A synchronous rail-to-rail single resistor step-down regulator
- **LTC3026** 1.5 A low input voltage VLDO linear regulator
- **LT3009** 3 µA iSSO, 20 mA low dropout linear regulators
- **LTC3025** One 500 mA micropower VLDO linear regulators
- **LTC3103** 1.8 µA quiescent current, 15 V, 300 mA synchronous step-down DC/DC converter

<table>
<thead>
<tr>
<th>Part Number</th>
<th>Price</th>
</tr>
</thead>
<tbody>
<tr>
<td>DK-DEV-5CEA7N</td>
<td>$1,099.00</td>
</tr>
</tbody>
</table>

Visit [www.arrow.com/alteratools](http://www.arrow.com/alteratools) for kit availability.
Altera Stratix IV E FPGA Development Kit

The Altera Stratix IV E FPGA Development Kit delivers a complete system-level design environment that includes both the hardware and software needed to immediately begin developing FPGA designs. You can use this development kit to develop and test memory subsystems consisting of DDR3 DIMMs, QDR II+, and RLDRAM II memory interfaces.

**Development Kit Contents**

**Altera device**
- Stratix IV E EP4SE530H35C2N FPGA

**Configuration**
- Fast passive parallel (FPP) configuration via a MAX II EPM2210 CPLD and flash memory
- On-board USB-Blaster download cable using Quartus II Programmer

**General user input/output**
- User push buttons, DIP switches and LEDs
- Graphics and character LCD

**Memory devices**
- 2 GB DDR3 SDRAM DIMM with a 72-bit data bus
- 72 Mb QDR II+ SRAM device with a 18-bit data bus
- 576 Mb RLDRAM II CIO device with a 36-bit data bus
- 18 Mb SSRAM with a 36-bit data bus
- 512 Mb flash with a 16-bit data bus

**Components and interfaces**
- 10/100/1000BASE-T Ethernet PHY with RJ-45 connector
- Two HSMC interfaces — Samtec mate ASP-122952-01

**Quartus II design software included with kit**
- Quartus II Development Kit Edition Software, one-year license

**Linear Technology Components**

<table>
<thead>
<tr>
<th>Part Number</th>
<th>Price</th>
</tr>
</thead>
<tbody>
<tr>
<td>DK-DEV-4SE530N</td>
<td>$5,495.00</td>
</tr>
</tbody>
</table>

Terasic TR4 Stratix IV Board

The TR4 Development Kit provides the ideal hardware platform for system designs that demand high-performance, serial connectivity, and advanced memory interfacing. The TR4 is powered by the Stratix IV GX device and supported by industry-standard peripherals, connectors and interfaces that offer a rich set of features that is suitable for a wide range of compute-intensive applications. For large-scale ASIC prototype development, multiple TR4s can be stacked together to create an easily-customizable multi-FPGA system.

**Development Kit Contents**

**Altera device**
- Stratix IV GX EP4SGX230/EP4SGX530

**Configuration**
- On-board USB-Blaster using Quartus II Programmer

**General user input/output**
- Four user-controllable LEDs
- Four push-buttons
- Four slide switches

**Memory devices**
- 64 Mb flash
- 2 MB SSRAM
- DDR3 SO-DIMM socket

**Components and interfaces**
- 6 HSMC connectors
- Two 40-pin expansion headers
- Two PCI Express x4 connectors

**Quartus II design software included with kit**
- Quartus II Web Edition Software

**Linear Technology Components**

<table>
<thead>
<tr>
<th>Part Number</th>
<th>Price</th>
</tr>
</thead>
<tbody>
<tr>
<td>P0107</td>
<td>$2,895.00</td>
</tr>
</tbody>
</table>
Terasic DE2i-150 Cyclone IV Board

Combining the Intel Atom Processor and Altera Cyclone IV GX, the DE2i-150 FPGA Development Kit fuses together the world of high performance processing and unbelievably high configurability. Linked together through two high-speed PCIe lanes, the processor and FPGA have access to high-speed communication between each other, leading to a powerful hardware-software co-development environment with truly unlimited potential.

**Development Kit Contents**

**Altera device**
- Cyclone IV GX EP4CGX150 FPGA

**Configuration**
- On-board USB-Blaster using Quartus II Programmer

**General user input/output**
- Eighteen slide switches and four push-buttons
- Eighteen red LEDs, nine green LEDs and six 7-segment displays
- 16x2 Character LCD

**Memory devices**
- 128 MB SDRAM and DDR3 SO-DIMM slot
- 4 MB SSRAM
- SD card socket
- 64 MB solid state drive and SATA Port

**Components and interfaces**
- Intel Atom N2600
- Video and audio input/output
- Ethernet, USB, and RS-232 communication ports
- HSMC connector and 40-pin expansion header

**Quartus II design software included with kit**
- Quartus II Web Edition Software

**Linear Technology Components**

<table>
<thead>
<tr>
<th>Part Number</th>
<th>Price</th>
</tr>
</thead>
<tbody>
<tr>
<td>LTC3026</td>
<td>1.5 A low input voltage VLDO linear regulator</td>
</tr>
<tr>
<td>LTC3685</td>
<td>Dual, multiphase synchronous DC/DC controller with differential remote sense</td>
</tr>
<tr>
<td>LT3023</td>
<td>Dual 100 mA, low dropout, low-noise, micropower regulator</td>
</tr>
<tr>
<td>LTM4628</td>
<td>Dual 8 A/Single 16 A DC/DC µModule</td>
</tr>
<tr>
<td>LTC3609</td>
<td>32 V, 6 A monolithic synchronous step-down DC/DC converter</td>
</tr>
<tr>
<td>LT3083</td>
<td>Adjustable 3 A single resistor low dropout regulator</td>
</tr>
</tbody>
</table>

Altera Cyclone III FPGA Starter Kit

The Cyclone III FPGA Starter Kit is easy to use and an ideal introduction for users who have never designed with FPGAs before. Experienced FPGA designers can build systems leveraging the design examples included in the kit for a quick “out-of-the-box” evaluation experience.

**Development Kit Contents**

**Altera device**
- Cyclone III EP3C25N FPGA

**Configuration**
- On-board USB-Blaster using Quartus II Programmer

**General user input/output**
- Six push buttons total, four user controlled
- Seven LEDs total, four user controlled

**Memory devices**
- 16 MB of DDR SDRAM
- 1 MB of synchronous SRAM
- 16 MB of Intel P30/P33 flash

**Components and interfaces**
- HSMC — Samtec mate ASP-122952-01
- USB Type B

**Quartus II design software included with kit**
- Quartus II Web Edition Software

**Linear Technology Components**

<table>
<thead>
<tr>
<th>Part Number</th>
<th>Price</th>
</tr>
</thead>
<tbody>
<tr>
<td>DK-START-3C25N</td>
<td>$199.00</td>
</tr>
</tbody>
</table>
Altera Cyclone III FPGA Development Kit

The Altera Cyclone III FPGA Development Kit combines the largest density low-cost, low-power FPGA available with a robust set of memories and user interfaces. Inside this development kit, you'll find everything you need to begin Cyclone III FPGA development.

Development Kit Contents
Altera device
- Cyclone III EP3C120F780 FPGA
Configuration
- On-board USB-Blaster using Quartus II Programmer
General user input/output
- 128 x 64 graphics LCD
- 2-line x 16-character LCD
Memory devices
- 256 MB of dual-channel DDR2 SDRAM with ECC
- 8 MB of synchronous SRAM
- 64 MB of flash
Components and interfaces
- HSMMC — Samtec mate ASP-122952-01
- USB 2.0 type B
- 10/100/1000 Ethernet
Quartus II design software included with kit
- Quartus II Web Edition software
Linear Technology Components
LTM4601 12 A µModule DC/DC system
LT1963 1.5 A, low-noise, fast transient response LDO regulator
LT3461 6 V, 2 A, 2.3 MHz step-down switching regulator
LT1761 100 mA, low-noise, LDO micropower regulators
LTC3418 8 A, 4 MHz, synchronous step-down regulator
LT1931 1.2 MHz/2.2 MHz inverting DC/DC converter
Quartus II design software included with kit
- Quartus II Development Kit Edition Software, one-year license
Linear Technology Components
LTC2418 8-/16-channel 24-bit no latency delta sigma A/D converter
LTC3414 4 A, 4 MHz, monolithic step-down regulator
LT1761 100 mA, low-noise, LDO micropower regulators
LTC3853 Triple output, multiphase synchronous step-down controller
LTC3418 8 A, 4 MHz, monolithic synchronous step-down regulator
LT3263 500 mA low-noise dual mode step-up charge pumps

Part Number | Price
--- | ---
DK-DEV-3C120N | $1,195.00

Altera Cyclone III LS FPGA Development Kit

The Altera Cyclone III LS FPGA Development Kit combines the largest density, low-power FPGA available with a complete suite of security features implemented at the silicon, software, and intellectual property (IP) levels. These security features provide passive and active protection of your IP from tampering, reverse engineering, and counterfeiting.

Development Kit Contents
Altera device
- Cyclone III EP3CLS200F780C7N FPGA
Configuration
- On-board USB-Blaster download cable using Quartus II Programmer
General user input/output
- Various buttons, switches, and LEDs
- 2-line x 16-character LCD
Memory devices
- 2 MB synchronous SRAM from ISSI
- 64 MB of flash from Intel
- Two 512 MB DDR2 SDRAMs
Components and interfaces
- 10/100/1000 Ethernet
- Two HSMMC connectors — Samtec mate ASP-122952-01
- USB type B
Quartus II design software included with kit
- Quartus II Development Kit Edition Software, one-year license
Linear Technology Components
LTC2418 8-/16-channel 24-bit no latency delta sigma A/D converter
LTC3414 4 A, 4 MHz, monolithic step-down regulator
LT1761 100 mA, low-noise, LDO micropower regulators
LTC3853 Triple output, multiphase synchronous step-down controller
LTC3418 8 A, 4 MHz, monolithic synchronous step-down regulator
LT3263 500 mA low-noise dual mode step-up charge pumps

Part Number | Price
--- | ---
DK-DEV-3CLS200N | $3,495.00
Altera MAX II Development Kit

The Altera MAX II Development Kit comes with a complete design environment. The kit enables you to evaluate the MAX II feature set or begin prototyping a design prior to receiving custom hardware. It includes all software, cables, and accessories needed to ensure an easy and productive evaluation of the MAX II CPLD.

**Development Kit Contents**

**Altera device**
- MAX II EPM1270F256C5N CPLD

**Configuration**
- USB-Blaster download programming cable

**General user input/output**
- 4-channel AD converter (8-bit resolution)
- 16x2 character LCD module
- Temperature gauge with serial peripheral interface (SPI)
- Onboard power meter
- Active I/O sense circuitry
- Four user-defined push-button switches
- Four user-defined LEDs

**Memory devices**
- SRAM (128 K x 8-bit)

**Components and interfaces**
- PCI edge form-factor (3.3 V and 5.0 V tolerant)
- JTAG connectors
- USB connector (Type B)
- One 3.3 V-tolerant expansion/prototype header (41 user I/O pins)

**Quartus II design software included with kit**
- Quartus II Web Edition software

**Part Number** | **Price**
--- | ---
DK-MAXII-1270N | $150.00

Terasic MAX II Micro Development Kit

A complete digital design lab at your fingertips. Equipped with an Altera MAX II EPM2210F324C3 device and on-board USB-Blaster circuit, the MAX II Micro Kit provides users the best and largest CPLD design resource. MAX II Micro board can also be used as a USB-Blaster cable (JTAG mode programming only) by leveraging its on-board USB-Blaster circuit.

**Development Kit Contents**

**Altera device**
- MAX II EPM2210F324C3 CPLD

**Configuration**
- On-board USB-Blaster using Quartus II Programmer

**General user input/output**
- Four push-button switches
- One DIP switch
- Eight user LEDs

**Memory devices**
- None

**Components and interfaces**
- PCI edge form-factor (3.3 V and 5.0 V tolerant)
- JTAG connectors
- USB connector (Type B)
- One 3.3 V-tolerant expansion/prototype header (41 user I/O pins)

**Quartus II design software included with kit**
- Quartus II Web Edition software

**Linear Technology Components**

**LT1963** 1.5 A, low-noise, fast transient response LDO

**Part Number** | **Price**
--- | ---
P0305 | $69.00
Arrow BeMicro SDK Evaluation Kit

The Arrow BeMicro SDK enables quick and easy evaluation of soft-core processors by both embedded software developers and hardware engineers. The kit builds on the success of the original BeMicro SDK evaluation kit by adding features such as mobile DDR memory, Ethernet, and even the option of using a file system by slotting in a micro-SD card. The BeMicro SDK connects to a PC via a USB connection, which is used for power, programming and debug. Arrow has a number of reference designs and pre-built software templates that can be downloaded for this kit that will highlight the benefits of building embedded systems in FPGAs.

Development Kit Contents

Altera device
- Cyclone IV EP4CE22F17C6N FPGA

Configuration
- On-board USB-Blaster download cable using Quartus II Programmer
- Altera EPCS serial configuration device

General user input/output
- LEDs
- Pushbuttons and switches

Memory devices
- 512 MB Mobile DDR SDRAM
- Micro-SD card socket

Components and interfaces
- 10/100BASE-T Ethernet PHY with RJ-45 connector
- Temperature sensor
- 80-pin edge connector — Samtec mate MEC-140-02-L-D-RA1

Quartus II design software included with kit
- Quartus II Web Edition software

Arrow BeUSB 3.0 Daughtercard

The new interface board, BeUSB 3.0, utilizes Cypress’ EZ-USB FX3 controller to implement the new SuperSpeed USB 3.0 standard. The interface board connects to a USB 3.0 PC host through a SuperSpeed Micro B connector, delivering a data rate of up to 5 Gbps, which is 10 times faster than the USB 2.0 rate. The BeUSB 3.0 must be used in conjuction with BeMicro SDK sold separately.

Features

Device
- Cypress FX3 — CYUSB3014-BZXI Super Speed USB device

Configuration
- Used in conjuction with the BeMicro SDK Evaluation Kit

General user input/output
- BeMicro SDK 80-pin mating connector
- USB 3.0 Micro B connector, supporting both USB 2.0 and 3.0
- UART interface

Memory devices
- 4 Mb SPI boot EEPROM

Components and interfaces
- SiTime 19.2 MHz oscillator
- JTAG interface connector for FX3
- External PC connection

Linear Technology Components

LTC3545-1 Triple 800 mA synchronous step-down regulator
LT3085 Adjustable 500 mA single resistor low dropout regulator

<table>
<thead>
<tr>
<th>Part Number</th>
<th>Price</th>
</tr>
</thead>
<tbody>
<tr>
<td>BeMicro-SDK</td>
<td>$79.00</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Part Number</th>
<th>Price</th>
</tr>
</thead>
<tbody>
<tr>
<td>BeUSB 3.0</td>
<td>$149.00</td>
</tr>
</tbody>
</table>
Altera Embedded Systems Development Kit, Cyclone III Edition

The Altera Embedded System Development Kit, Cyclone III Edition is a complete development platform for prototyping embedded systems on Altera’s low-cost, low-power FPGAs. As part of this development kit, you’ll find everything you need: hardware, example processor systems, software applications, FPGA and software development tools and documentation to accelerate embedded system development.

Development Kit Contents

Altera device
- Altera Cyclone III EP3C120 FPGA

Configuration
- On-board USB-Blaster using Quartus II Programmer

General user input/output
- 128 x 64 graphics LCD and a 2-line x 16-character LCD
- 800 x 480 touch-screen LCD display

Memory devices
- 256 MB of dual-channel DDR2 SDRAM with ECC
- 8 MB of pseudo SRAM
- 64 MB of flash

Components and interfaces
- 10/100/1000 Ethernet
- 2 HSMC connectors — Samtec male ASP-122952-01, USB connector
- 24-bit CD-quality audio codec
- SD/MMC card connector
- Composite video input and VGA out (10-bit DAC)
- RS-232 and PS/2 mouse/keyboard
- USB 2.0/Mictor debug daughter card

Quartus II design software included with kit
- Quartus II Web Edition software

Linear Technology Components

<table>
<thead>
<tr>
<th>Part Number</th>
<th>Price</th>
</tr>
</thead>
<tbody>
<tr>
<td>DK-EMB-3C120N</td>
<td>$1,595.00</td>
</tr>
</tbody>
</table>

Cyclone III FPGA
- Starter Board
- Max II CPLD

Nios II Processor System

MAX II CPLD
- Bus Controller

Cyclone III FPGA
- DDR2 SDRAM
- Flash
- Buttons & LEDs

LCD Multimedia Daughtercard
- 24-Bit Audio Codec
- 10-Bit VGA Video DAC
- Video Decoder
- PS/2 & RS-232 Ports
- LCD Touch panel
- 10/100 Ethernet PHY
- 10-Pin Header
- SD Card
- I2C EEPROM
Altera Nios II Embedded Evaluation Kit, Cyclone III Edition

The Nios II Embedded Evaluation Kit, Cyclone III Edition makes evaluating Altera's embedded solutions easier than ever. A dozen different processor systems targeting the low-cost, low-power Cyclone III FPGA can be evaluated by simply using the LCD color touch panel to scroll through and load your demo of choice. The Nios II Embedded Evaluation Kit, Cyclone III Edition comes with a comprehensive suite for software development—the Nios II Embedded Design Suite (EDS) — as well as sample Nios II processor systems that include full source code. The Nios II Evaluation Kit, Cyclone III Edition is composed of the Cyclone III FPGA Starter Kit and an LCD/VGA HSMC daughtercard.

Development Kit Contents

Altera device
• Altera Cyclone III EP3C25F324 FPGA

Configuration
• On-board USB-Blaster using Quartus II Programmer

General user input/output
• 800 x 480 color LCD touch-screen display
• Six push buttons total, four user controlled
• Seven LEDs total, four user controlled

Memory devices
• 32 MB of DDR SDRAM
• 1 MB of synchronous SRAM
• 16 MB of Intel P30/P33 flash

Components and interfaces
• VGA output
• Composite TV-in
• Audio-out, audio-in, and microphone-in
• Secure Digital (SD) card
• Serial connector (RS-232 DB9 port)
• PS/2
• 24-bit CD-quality audio CODEC with line-in, line-out, and microphone-in jacks
• 10/100 Ethernet physical layer/media access control (PHY/MAC)

Quartus II design software included with kit
• Quartus II Web Edition software
• ModelSim-Altera Web Edition
• Nios II Embedded Design Suite
• MicroC/QS-II real-time operating system evaluation
• Nios II C-to-Hardware acceleration compiler evaluation
• NicheStack TCP/IP Network Stack - Nios II Edition evaluation
• MegaCore® IP Library (library of intellectual property cores)

Linear Technology Components

<table>
<thead>
<tr>
<th>Part Number</th>
<th>Price</th>
</tr>
</thead>
<tbody>
<tr>
<td>DK-N2EVAL-3C25N</td>
<td>$499.00</td>
</tr>
</tbody>
</table>
The Altera Stratix V GX FPGA Development Kit provides a complete design environment that includes all the hardware and software you need to begin developing FPGA designs immediately.

**Development Kit Contents**

**Altera device**
- Stratix V GX SSGXEA7K2F40C2N FPGA

**Configuration**
- Fast passive parallel (FPP) configuration via MAX® II device and flash memory
- On-board USB-Blaster™ II cable

**General user input/output**
- LEDs
- LCD display
- Pushbutton and DIP switches

**Memory devices**
- DDR3 SDRAM (1,152 MB, x72-bit wide)
- QDR II+ SRAM (4.5 MB, 2 Mb x18-bit wide)
- (Footprint compatible to QDR II 4 Mb x18-bit wide)

**Components and interfaces**
- PCIe x8 edge connector
- Two HSMC connectors
- SMB for serial digital interface (SDI) input and output
- QSFP optical cage
- 10/100/1000Mbps Ethernet PHY (SGMII) with RJ-45 (copper) connector

**Quartus II design software included with kit**
- Quartus II Development Kit Edition Software, one-year license

**Linear Technology Components**

- **LTC3880**
  - Dual output PolyPhase step-down DC/DC controller with digital power system management

- **LTM4614**
  - Dual 4 A per channel low VIN DC/DC µModule regulator
  - Adjustable 1.1 A single resistor low dropout regulator

- **LTM4628**
  - Dual 8 A or Single 16 A DC/DC µModule regulator

- **LTC3855**
  - Dual, multiphase synchronous DC/DC controller with differential remote sense

<table>
<thead>
<tr>
<th>Part Number</th>
<th>Price</th>
</tr>
</thead>
<tbody>
<tr>
<td>DK-DEV-5SGXEA7N</td>
<td>$6,995.00</td>
</tr>
</tbody>
</table>
Altera Transceiver Signal Integrity Kit, Stratix V GX Edition

The Altera Stratix V GX Transceiver Signal Integrity (SI) Development Kit provides a platform for electrical compliance testing and interoperability analysis. The accessibility to multiple channels allows for real-world analysis as implemented in the system with transceiver channels available through SMA and popular backplane connectors.

Development Kit Contents

Altera device
- Stratix V GX 5SGXEA7N2F40C2N FPGA

Configuration
- Fast passive parallel (FPP) configuration via MAX® II device and flash memory
- On-board USB-Blaster™

General user input/output
- 10/100/1000 Mbps Ethernet PHY (RGMII) with RJ-45 (copper) connector
- 16x2 character LCD
- One 8-position dipswitch
- Eight user LEDs
- Four user pushbuttons

Memory devices
- 128 MB sync flash memory (primarily to store FPGA configurations)

Components and interfaces
- Four 28 Gbps TX/RX channels to MMPX connectors (for Stratix V GT FPGA only)
- Seven 12.5 Gbps TX/RX channels to SMA connectors
- One 12.5 Gbps TX/RX channel to SFP+ cage
- One 12.5 Gbps TX/RX channel to XFP cage
- Five 12.5 Gbps TX/RX channels to Molex backplane connectors
- Seven 12.5 Gbps TX/RX channels to Amphenol backplane connectors
- Seven 12.5 Gbps TX/RX channels to Tyco backplane connectors
- USB type-B connector
- Gigabit Ethernet port and RJ-45 jack
- LCD header

Quartus II design software included with kit
- Quartus II Subscription Edition Software is not included and is not required for kit evaluation

Linear Technology Components

LTC3855 Dual, multiphase synchronous DC/DC controller with differential remote sense
LTM4608 8 A, low Vth DC/DC µModule with tracking, margining, multiphase and frequency synchronization
LTC3026 1.5 A low input voltage VLDO linear regulator
LTC2978 Octal digital power supply manager with EEPROM

Part Number | Price
---|---
DK-SI-5SGXEATN | $4,995.00

Altera 100G Development Kit, Stratix V Edition

The Altera 100G Development Kit, Stratix V GX Edition enables a thorough evaluation of 100G designs. It supports 10G/40G and 100G line interfaces through optical modules and the ability to verify a variety of high-speed protocols.

Development Kit Contents

Altera device
- Stratix V GX 5SGXEA7N2F45C2N FPGA

Configuration
- Fast Passive Parallel (FPP) configuration
- 1 Gb flash storage for two configuration images (factory and user)
- On-board USB-Blaster II cable for use with the Quartus® II Programmer, Nios® II software and System Console
- JTAG header for external USB-Blaster cable

General user input/output
- Four user push buttons
- Two DIP switches
- Eight user LEDs
- Two-line character LCD
- Ten configuration status LEDs

Memory devices
- Twelve 2 Gb DDR3 SDRAM
- Two 72 Mb QDR II SRAM

Components and interfaces
- 10/100/1000 Ethernet PHY and RJ-45 jack
- Two transceiver channels for SMA interface
- Four transceiver channels for SFP+ interface
- Eight transceiver channels for QSFP interface
- 10 transceiver channels for CFP interface
- 24 transceiver channels for Interlaken interface

Quartus II design software included with kit
- Quartus II Development Kit Edition Software, one-year license

Linear Technology Components

LTM4627 15 A DC/DC µModule regulator
LTM4601 12 A µModule regulator with PLL, output tracking and margining
LT3070 5 A, low-noise, programmable output, 85 mV dropout linear regulator
LTC3026 1.5 A low input voltage VLDO linear regulator
LTM4600 10 A high-efficiency DC/DC µModule

Part Number | Price
---|---
DK-100G-5SGXEATN | $24,995.00
Altera Stratix IV GX FPGA Development Kit

The Altera Stratix IV GX FPGA Development Kit delivers a complete system-level design environment that includes both the hardware and software needed to immediately begin developing FPGA designs. With this PCI-SIG-compliant board and a one-year license for Quartus II design software, you can develop and test PCI Express 2.0 (up to x8 lane) endpoint and rootpoint designs. Develop and test memory subsystems consisting of DDR3 and/or QDR II+ memory or add other Stratix IV GX supported protocol interfaces such as 10-Gigabit Ethernet, CPRI, OBSAI, SAS/SATA, Serial RapidIO, and many others through the high-speed mezzanine connectors (HSMC).

Development Kit Contents

Altera device
- Stratix IV GX EP4SGX230KF40C2N FPGA

Configuration
- Fast passive parallel (FPP) configuration via a MAX II CPLD EPM2210 and flash memory
- On-board USB-Blaster download cable using Quartus II Programmer

General user input/output
- LEDs
- LCD display
- Pushbutton and DIP switches

Memory devices
- 512 MB DDR3 SDRAM with a 64-bit data bus
- 128 MB DDR3 SDRAM with a 16-bit data bus
- Two 4 MB QDR II+ SRAMs with 18-bit data buses
- 64 MB sync flash and 2 MB SSRAM

Components and interfaces
- USB 2.0
- PCI Express x8 edge connector
- 10/100/1000BASE-T Ethernet PHY with RJ-45 connector
- Two HSMC connectors — Samtec mate ASP-122952-01
- HDMI video output
- 3G SDI video input and output
- Power measurement circuitry
- Temperature measurement circuitry

Quartus II design software included with kit
- Quartus II Development Kit Edition Software, one-year license

Linear Technology Components

<table>
<thead>
<tr>
<th>Part Number</th>
<th>Price</th>
</tr>
</thead>
<tbody>
<tr>
<td>LTM4601</td>
<td>12 A DC/DC µModule with PLL, output tracking</td>
</tr>
<tr>
<td>LTM4614</td>
<td>Dual 4 A per channel output µModule</td>
</tr>
<tr>
<td>LTM8021</td>
<td>36 V, 500 mA step-down DC/DC µModule</td>
</tr>
<tr>
<td>LT3080-1</td>
<td>Adjustable 1.1 A single resistor LDO</td>
</tr>
<tr>
<td>LTC3025-1</td>
<td>500 mA µPower VLDO linear regulator</td>
</tr>
<tr>
<td>LTC3727-1</td>
<td>2-phase synchronous step-down regulator</td>
</tr>
<tr>
<td>LT3010</td>
<td>50 mA, 3 V to 80 V low dropout µPower regulator</td>
</tr>
<tr>
<td>LTC3414</td>
<td>4 A, 4 MHz, monolithic step-down regulator</td>
</tr>
<tr>
<td>LTC2418</td>
<td>8-/16-channel 24-bit no latency delta sigma A/D converter</td>
</tr>
<tr>
<td>LTC6902</td>
<td>Multiphase oscillator with spread spectrum</td>
</tr>
<tr>
<td>LTC4357</td>
<td>Positive high-voltage ideal diode controller</td>
</tr>
<tr>
<td>LTC4358</td>
<td>5 A ideal diode</td>
</tr>
<tr>
<td>LTC4352</td>
<td>Low-voltage ideal diode controller with monitoring</td>
</tr>
<tr>
<td>LTC4151</td>
<td>High-voltage I2C current and voltage monitor</td>
</tr>
</tbody>
</table>

Part Number | Price     |
<table>
<thead>
<tr>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>DK-DEV-4SGX230N</td>
<td>$4,495.00</td>
</tr>
</tbody>
</table>
**Terasic DE5-Net Stratix V Board**

The DE5-Net Stratix V FPGA Development Kit is perfectly suited for extreme high powered needs including cloud computing, high frequency trading, and security networks. Featuring an ultra-high bandwidth memory architecture, low-latency SFP+ interfaces, expandable memory, and PCIe communication, the DE5-Net allows for maximum flexibility in terms of low-power, speed, and performance.

**Development Kit Contents**

**Altera device**
- Stratix V GX 5SGXEA7 FPGA

**Configuration**
- On-board USB-Blaster II using Quartus II Programmer

**General user input/output**
- Four LEDs and one LED Array
- Four push-buttons
- Four slide switches
- Two 7-segment displays

**Memory devices**
- Two DDR3 SO-DIMM slots
- 32 MB QDRII+ SRAM
- 256 MB flash

**Components and interfaces**
- Four SFP+ connectors
- Four SATA ports
- PCI Express (PCIe) x8 edge connector
- One RS422 transceiver with RJ45 connector

**Quartus II design software included with kit**
- Quartus II Web Edition Software

<table>
<thead>
<tr>
<th>Part Number</th>
<th>Price</th>
</tr>
</thead>
<tbody>
<tr>
<td>P0122</td>
<td>$8,200.00</td>
</tr>
</tbody>
</table>

Visit www.arrow.com/alteratools for kit availability.

**Linear Technology Components**

LTM4601 12 A µModule regulator with PLL, output tracking and margining
LT3080 Adjustable 1.1 A single resistor low dropout regulator
LTC3025 300 mA micropower VLDO linear regulator
LTC4357 Positive high-voltage ideal diode controller
LTC2855 3.3 V 20 Mbps RS485/RS422 transceiver with integrated switchable termination
LTM4628 Dual 8 A/Single 16 A DC/DC µModule

---

**Altera Transceiver Signal Integrity Kit, Stratix IV GX Edition**

The Transceiver SI Development Kit, Stratix IV GX Edition enables a thorough evaluation of Stratix IV GX transceiver interoperability and serializer/deserializer (SERDES) signal integrity (SI) and performance from 600 Mbps to 8.5 Gbps.

**Development Kit Contents**

**Altera device**
- Stratix IV GX EP4SGX230KF40C2N FPGA

**Configuration**
- Fast Passive Parallel (FPP) configuration via a MAX II CPLD
- EPM2210 and flash memory
- On-board USB-Blaster™ download cable using Quartus II Programmer

**General user input/output**
- LEDs, buttons, DIP switches and LCD display

**Memory devices**
- 64 MB Sync flash

**Components and interfaces**
- Eight full duplex transceiver channels routed to SMA connectors, including a “Golden Channel” routed on a micro-strip, six strip-line channels from the same transceiver block, all the trace lengths are matched across channels and a “Backplane Channel” ~34” trace length on transmit and ~6” trace length on receive to simulate the degradation associated with backplanes or long traces
- 10/100/1000BASE-T Ethernet PHY

**Linear Technology Components**

LTM4601 12 A DC/DC µModule regulator with PLL, output tracking
LTM4616 Dual 8 A per channel low Vref DC/DC µModule
LT3080 LDO adjustable 1.1 A single resistor
LTC3025 LDO 500 mA µPower VLDO linear regulator
LTC1761 LDO 100 mA, low noise
LTC2418 8- or 16-channel 24-bit no latency delta sigma A/D converter

<table>
<thead>
<tr>
<th>Part Number</th>
<th>Price</th>
</tr>
</thead>
<tbody>
<tr>
<td>DK-SI-4SGX230N</td>
<td>$2,995.00</td>
</tr>
</tbody>
</table>
Altera Arria V GT FPGA Development Kit

The Altera Arria V GT FPGA Development Kit provides a complete design environment that includes all the hardware and software that you need to develop full FPGA designs and test them within a system environment. The development kit is RoHS compliant.

**Development Kit Contents**

**Altera device**
- Arria V GT 5AGTD7H3F40I3N FPGA

**Configuration**
- Fast passive parallel (FPP) configuration via MAX® II device and flash memory
- On-board USB-Blaster™ II cable

**General user input/output**
- Three User Pushbuttons (per FPGA)
- Eight dip switches (per FPGA)
- Sixteen User LEDs (per FPGA)
- 16x2 Character LCD

**Memory devices**
- DDR3 SDRAM (1152 Mb, x72-bit wide)
- DDR3 SDRAM (1024 Mb, x64+1x32-bit wide)
- QDR II+ SRAM (4.5 MB, 1 Mb x36-bit wide)

**Components and interfaces**
- PCIe x8 edge connector
- Two HSMC connectors
- One FMC connector
- Bulls eye connector
- SMB for serial digital interface (SDI) input and output
- Two SFP+ optical cages
- 10/100/1000Mbps Ethernet PHY (SGMII) with RJ-45 (copper) connector

**Quartus II design software included with kit**
- Quartus II Development Kit Edition Software, one-year license

**Linear Technology Components**

- **LTC3880** Dual output PolyPhase step-down DC/DC controller with digital power system management
- **LTM4628** Dual 8 A or single 16 A DC/DC µModule regulator
- **LTC3026** 1.5 A low input voltage VLDO linear regulator
- **LTM4618** 6 A DC/DC µModule regulator with tracking and frequency synchronization
- **LTC3855** Dual, multiphase synchronous DC/DC controller with differential remote sense
- **LTM4601** 12 A µModule regulator with PLL, output tracking and margining

---

**Part Number** | **Price**
---|---
DK-DEV-5AGTD7N | $3,995.00

Visit www.arrow.com/alteratools for kit availability.
Altera Arria V GX Starter Kit

The Altera Arria V GX Starter Kit provides a complete design environment that includes all the hardware and software you need to develop cost-sensitive FPGA applications immediately. The development kit is RoHS compliant.

Development Kit Contents
Altera device
• Arria V GX 5AGXFB3H4F35C4N FPGA

Configuration
• Fast passive parallel (FPP) x16 mode through parallel flash loader (PFL)
• Embedded USB-Blaster™ II: MAX II EPM570GM100C4N

General user input/output
• LCD character
• x4 DIP switch
• x3 PB
• x4 LED

Memory devices
• Micron MT41J64M16JT-15E DDR3 SDRAM 8MX16X8
• SSRAM: 1024k x18, 18 Mb Issi IS61VPS102418A, shared address or data with flash

Components and interfaces
• PCI Express
• 10/100/1000 Ethernet
• HSMC
• SDI video output/input
• HDMI video output

Quartus II design software included with kit
• Quartus II Development Kit Edition Software, one-year license

Linear Technology Components
LTC3880 Dual output PolyPhase step-down DC/DC controller with digital power system management
LTC3633 Dual-channel 3 A, 15 V monolithic synchronous step-down regulator
LTC3025 300 mA micropower VLDO linear regulator
LTC3605 15 V, 5 A synchronous step-down regulator

<table>
<thead>
<tr>
<th>Part Number</th>
<th>Price</th>
</tr>
</thead>
<tbody>
<tr>
<td>DK-START-5AGXB3N</td>
<td>$850.00</td>
</tr>
</tbody>
</table>

Visit www.arrow.com/alteratools for kit availability.
Altera Cyclone V GX Development Kit

The Altera Cyclone V GX FPGA Development Kit provides a comprehensive, best-in-class design environment to quickly begin developing low-cost and low-power FPGA system-level designs. This kit helps to shorten your product’s development cycle so that you can meet your product’s time to market and production milestones.

Development Kit Contents

Altera device
- Cyclone V GX 5CGXF7D6F31C7NES FPGA

Configuration
- Fast passive parallel (FFP) configuration via MAX® V device and flash memory
- On-board USB-Blaster™ II cable

General user input/output
- 10/100/1000 Mbps Ethernet PHY (SGMII) with RJ-45 (copper) connector
- 16x2 character LCD
- Four user dual in-line package (DIP) switch
- Four user LEDs
- Three user push buttons

Memory devices
- DDR3 SDRAM (1.28 Gb, 2 x40-bit wide interfaces)

Components and interfaces
- PCIe x4 edge connector
- One HSMC connector
- SMB for serial digital interface (SDI) input and output
- 10/100/1000Mbps Ethernet PHY (RGMII) with RJ-45 (copper) connector

Quartus II design software included with kit
- Quartus II Web Edition Software

Linear Technology Components

<table>
<thead>
<tr>
<th>Part Number</th>
<th>Price</th>
</tr>
</thead>
<tbody>
<tr>
<td>DK-DEV-5CGXCTNES</td>
<td>$1,199.00</td>
</tr>
</tbody>
</table>

Visit www.arrow.com/alteratools for kit availability.
Altera Cyclone IV GX Transceiver Starter Kit

The Altera Cyclone IV FPGA family extends the Cyclone FPGA series leadership in providing the market’s lowest cost, lowest power FPGAs, including a transceiver variant. Ideal for high-volume, cost-sensitive applications, Cyclone IV FPGAs enable you to meet increasing bandwidth requirements while lowering costs. The Altera Cyclone IV GX Transceiver Starter Kit offers you a platform for developing transceiver I/O-based FPGA designs. This kit provides complete hardware and software to enable you to develop your FPGA design, measure FPGA static and dynamic power consumption, test signal quality of the FPGAs transceiver I/O (up to 2.5 Gbps) and develop and test PCI Express 1.0 endpoint x1 lane designs (~250 MB per second transfer rate).

Development Kit Contents

Altera device
• Cyclone IV GX EP4CGX15BF14C8N FPGA

Configuration
• MAX II CPLD EPM2210 System Controller enabling passive serial (PS) configuration from flash
• On-board USB-Blaster download cable using Quartus II Programmer
• JTAG header for external USB Blaster
• Altera EPCS serial configuration device

General user input/output
• LEDs
• LCD display
• Push buttons

Memory devices
• 16 MB flash
• 2 MB synchronous SRAM

Components and interfaces
• PCI Express edge connector
• 10/100/1000BASE-T Ethernet PHY with RJ-45 connector or one transceiver to SMA connectors (requires a minor board modification)
• On-board power measurement circuitry

Quartus II design software included with kit
• Quartus II Web Edition software

Linear Technology Components

<table>
<thead>
<tr>
<th>Part Number</th>
<th>Price</th>
</tr>
</thead>
<tbody>
<tr>
<td>DK-START-4CGX15N</td>
<td>$395.00</td>
</tr>
</tbody>
</table>
Altera DSP Development Kit, Stratix V Edition

The DSP Development Kit, Stratix V Edition provides a complete design environment that includes all the hardware and software you need to begin developing DSP-intensive FPGA designs immediately.

**Development Kit Contents**

**Altera device**
- Stratix V GS 5SGSMDS5K2F40C2N FPGA

**Configuration**
- Fast passive parallel (FPF) configuration via MAX® V device and flash memory
- On-board USB-Blaster™ II cable

**General user input/output**
- 10/100/1000 Mbps Ethernet PHY (SGMII) with RJ-45 (copper) connector
- 16x2 character LCD
- One 8-position dual in-line package (DIP) switch
- Sixteen user LEDs
- Three user push buttons

**Memory devices**
- DDR3 SDRAM (1,152 MB, x72-bit wide)
- QDR II+ SRAM (4.5 MB, 2 Mb x18-bit wide)
- Footprint compatible to QDR II 4 Mb x18-bit wide
- RLDRAM II (72 MB CIO RLDRAM II with an 18-bit data bus)

**Components and interfaces**
- PCIe x8 edge connector
- Two HSMC connectors
- SMB for serial digital interface (SDI) input and output
- QSFP optical cage
- 10/100/1000 Mbps Ethernet PHY (SGMII) with RJ-45 (copper) connector

**Quartus II design software included with kit**
- Quartus II Development Kit Edition Software, one-year license

**Linear Technology Components**

**LTC3880**
Dual output PolyPhase step-down DC/DC controller with digital power system management

**LTM4614**
Dual 4 A per channel low V IN, DC/DC µModule regulator

**LTM4628**
Dual or single 16 A DC/DC µModule regulator

**LT3080**
Adjustable 1.1 A single resistor low dropout regulator

**LTC3855**
Dual, multiphase synchronous DC/DC controller with differential remote sense

<table>
<thead>
<tr>
<th>Part Number</th>
<th>Price</th>
</tr>
</thead>
<tbody>
<tr>
<td>DK-DEV-5SGSMDS5N</td>
<td>$6,995.00</td>
</tr>
</tbody>
</table>
Altera Audio Video Development Kit, Stratix IV GX Edition

The Audio Video Development Kit, Stratix IV GX Edition, delivers a complete video and image processing development environment for design engineers. The kit facilitates the entire design process, from design conception through hardware implementation. This kit includes the Stratix IV EP4SGX230 FPGA development board, the transceiver serial digital interface (SDI) high-speed mezzanine card (HSMC), Quartus II development software, evaluation intellectual property (IP) cores — including the Video and Image Processing Suite—the serial digital interface (SDI) reference design, as well as power supplies, cables, and documentation.

**Development Kit Contents**

**Altera device**
- Stratix IV EP4SGX230KF40C2N FPGA

**Configuration**
- Fast passive parallel (FFP) configuration via a MAX II CPLD and flash memory
- On-board USB-Blaster download cable using Quartus II Programmer

**General user input/output**
- 8 LEDs
- LCD display
- Push button and DIP switches

**Memory devices**
- 512 MB DDR3 SDRAM with a 64-bit data bus
- 128 MB DDR3 SDRAM with a 16-bit data bus
- Two 4 MB QDR II+ SRAMs with 18-bit data buses
- 64 MB sync flash and 2 MB SSRAM external memory

**Components and interfaces**
- USB 2.0
- PCI Express x8 connector
- 10/100/1000BASE-T Ethernet PHY with RJ-45 connector
- Two HSMC connectors — Samtec mate ASP-122952-01
- HDMI video output on the FPGA host board
- Power measurement circuitry
- Temperature measurement circuitry
- One 9G-SDI video input and output on the FPGA host board
- Two additional SDI inputs and outputs for triple-rate SDI supporting 3G, and high-definition (HD) and standard-definition (SD) standards on the HSMC
- Two AES inputs and outputs on the HSMC

**Quartz II design software included with kit**
- Quartzus II Development Kit Edition Software, one-year license

<table>
<thead>
<tr>
<th>Part Number</th>
<th>Price</th>
</tr>
</thead>
<tbody>
<tr>
<td>DK-VIDEO-4SGX230N</td>
<td>$4,995.00</td>
</tr>
</tbody>
</table>

**Linear Technology Components**

- LTM4601 12 A DC/DC µModule with PLL, output tracking
- LTM4614 Dual 4A per channel output µModule
- LTM8021 36 VIN, 500 mA step-down DC/DC µModule
- LT3080-1 Adjustable 1.1 A single resistor LDO
- LTC3025-1 500 mA µPower VLDO linear regulator
- LTC3727-1 2-phase synchronous step-down regulator
- LTC3010 50 mA, 3 V to 80 V low dropout µPower regulator
- LTC3414 4 A, 4 MHz, monolithic step-down regulator
- LTC2418 8-/16-channel 24-bit no latency delta sigma A/D converter
- LTC6902 Multiphase oscillator with spread spectrum
- LTC4357 Positive high-voltage ideal diode controller
- LTC4358 5 A ideal diode
- LTC4352 Low-voltage ideal diode controller with monitoring
- LTC4151 High-voltage PC current and voltage monitor
- LT3480 36 V, 2 A, 2.4 MHz step-down switching regulator with 70 µA quiescent current
- LTC285x 3.3 V 20 Mbps RS485/RS422 transceiver
Altera DSP Development Kit, Cyclone III Edition

The DSP Development Kit, Cyclone III Edition delivers a complete DSP development environment for design engineers. The DSP Development Kit, Cyclone III Edition includes the Cyclone III development board, the Data Conversion HSMC, the DSP Builder development tool, Quartus II development software, MATLAB/Simulink evaluation software, evaluation IP cores, design examples, power supplies, cables, and documentation.

Development Kit Contents

Altera device
- Cyclone III EP3C120F780 FPGA

Configuration
- On-board USB-Blaster download cable using Quartus II Programmer

General user input/output
- 128 x 64 graphics LCD
- 2-line x 16-character LCD
- Buttons, dip-switches and LEDs
- 7-segment display
- Speaker header

Memory devices
- 256 MB of dual-channel DDR2 SDRAM with ECC
- 8 MB of synchronous SRAM
- 64 MB of flash

Components and interfaces
- 10/100/1000 Ethernet (RGMII)
- USB 2.0 (Type B)
- Two HSMC connectors — Samtec mate ASP-122952-01
- Dual 14-bit, 150-MSPS A/D converter
- Dual 14-bit, 250-MSPS D/A converter
- Audio in/out/mic

Quartus II design software included with kit
- Quartus II Web Edition software
- MATLAB/Simulink evaluation software

Linear Technology Components

- LTM4601 12 A µModule DC/DC system
- LT1963 1.5 A, low-noise, fast transient response LDO
- LT3481 6 V, 2 A, 2.8 MHz step-down switching regulator
- LT1761 100 mA, low-noise, LDO micropower regulator
- LTC3418 8 A, 4 MHz, synchronous step-down regulator
- LT1931 1.2 MHz/2.2 MHz inverting DC/DC converter
- LTC2402 1- or 2-channel 24-bit µPower delta sigma A/D converter

<table>
<thead>
<tr>
<th>Part Number</th>
<th>Price</th>
</tr>
</thead>
<tbody>
<tr>
<td>DK-DSP-3C120N</td>
<td>$1,595.00</td>
</tr>
</tbody>
</table>
## HSMC Daughtercards from Terasic

### Description
The GPIO HSMC daughter board is designed to fan out the High Speed Mezzanine connector (HSMC) I/Os to three 40-pin expansion prototype connectors, which are compatible with Altera DE2/DE1/DE0 expansion headers. Users can connect up to three Altera DE2/DE1/DE0 boards (or associated daughter cards) onto a HSMC-interfaced host board via the GPIO HSMC daughter board.

**Features**
- Converts HSMC interface I/O to standard 40-pin expansion connectors.
- Allows users to connect Altera DE2/DE1 boards to a HSMC-interfaced host board.
- Provides test points for signal measurement.

**Price:** $55  
**Part Number:** P0024

### Description
The Terasic Ethernet HSMC Card is a Gigabit Ethernet transceiver with a High Speed Mezzanine Connector (HSMC) interface. It offers network transfers of up to 1 Gbps with the host board using a HSMC connector. Also, it provides a fully integrated Ethernet solution enabling fast implementation design, shortening development times, and allows you to focus on the core functions of the system design. Lastly, the Ethernet HSMC Card can be connected any HSMC/HSTC interfaces.

**Features**
- One HSMC connector for interface conversion, which is fully compatible with Cyclone III Starter Kit and DE3 host boards.
- Dual-Port Integrated 10/100/1000 Gigabit Ethernet transceiver Supports GMII/MMI/RGMII/TBI MAC interfaces for direct connection to a MAC/Switch port.
- Dynamically configurable to support 10 Mbps, 100 Mbps (Fast Ethernet) or 1000 Mbps (Gigabit Ethernet) operation.
- Requires a 25 MHz reference clock driven from a dedicated oscillator.
- Complete Reference Design.

**Price:** $249  
**Part Number:** P0038

### Description
The Terasic DVI HSMC is a DVI transmitter/receiver board with a High Speed Mezzanine Connector (HSMC) interface. It is designed to allow developers to access high quality and high resolution video signals that support UXGA Resolution (Pixel Rates up to 165 MHz). It gives the flexibility required in high resolution image processing systems by combining both the DVI transmitter and receiver onto the same card. Lastly, the DVI HSMC daughter board can be connected to any HSMC/HSTC interface host boards.

**Features**
- Digital Visual Interface (DVI) Specification Compliant
- One DVI transmitter with single transmitting port (Supports resolutions from VGA to UXGA at 25 MHz – 165 MHz Pixel Rates)
- One DVI receiver with single receiving port (Supports UXGA Resolution at Output Pixel Rates Up to 165 MHz)

**Price:** $219  
**Part Number:** P0017

### Description
The SATA/SAS Daughter Card allows users to access storage devices through the SATA/SAS protocols using Stratix IV GX, Stratix II GX, Arria II GX, and Cyclone IV GX devkits with a High-Speed Mezzanine Connector (HSMC). This card features 4 single-channel SATA signal plug connectors, one 4-channel SATA/SAS connector, and one ATX style output power connector for hard drives. With the SATA interface, your FPGA system can be used for functionality, specification-compliance, interoperability, and performance testing.

**Features**
- SATA/SAS Single lane interface
- SATA/SAS 4 lane interface
- ATX power
- 8 Kb I2C EEPROM
- Differential clocking for 150 MHz and 300 MHz reference clocks through the HSMC or SMA connectors.

**Price:** $550  
**Part Number:** P0053

### Description
This board is intended to be used by customers to implement and design 10G Ethernet systems based on transceiver host boards that support XAUl interfaces. This mezzanine card is intended to be part of an openly sold Development Kit and can be bundled with packages of Software and IP Cores. It will have 2 full duplex 10G SFP+ channels with a XAUl backend interface. The XAUl to SFP+ HSMC provides a hardware platform for developing embedded systems based on XAUl based Altera “GX” based devices. The devices that presently support XAUl are Arria GX, Arria II GX, Stratix II GX and Stratix IV GX.

**Features**
- Two independent XAUl interfaces from the HSMC to the BCM8727
- Two independent SFI interfaces from the BCM8727 to SFP+ cages
- MDIO interfaces
- PC EEPROM for HSMC identification and user data
- SI5334C clock generator
- 156.25 MHz reference available on SMA connectors and through the HSMC connector
- Four user bi-color LEDs for each channel (8 total bi-color LEDs)

**Price:** $785.00  
**Part Number:** P0092

---

**Check out the complete list of Development Board Daughtercards at:**  

**Review the HSMC Specification at:**  
<table>
<thead>
<tr>
<th>HSMC Daughtercards from Terasic</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>SFP HSMC Board</strong></td>
</tr>
<tr>
<td><strong>Description</strong></td>
</tr>
</tbody>
</table>
The Small Form-Factor Pluggable (SFP) Board allows the evaluation of SFP Modules with Stratix IV GX, Arria GX, and Arria II GX development kits in SGMII Ethernet, Fibre Channel, CPRI/OBSAI, and SONET applications. Four transceiver channels are routed to dedicated transceiver connections on the HSMC, four are connected to LVDS signals on the HSMC.

**Features**
- Four transceiver based SFP connectors
- Four LVDS based SFP connectors
- Two transceiver receive SMAs
- Two Transceiver Transmit SMAs
- One LVDS clock input SMA pair
- Two single-ended clock output SMAs
- One LVDS clock output SMA pair

**Price:** $590  
**Part Number:** P0040

| **SDI Transceiver HSMC Board**  |
| **Description**                 |
The Serial Digital Interface (SDI) Transceiver HSMC Board provides a hardware platform for developing video broadcast systems. This board is intended to be used by customers to implement SDI and AES systems with transceiver based host boards.

**Features**
- Support triple rate 3G/HD/SD SDI standard
- Two SDI inputs and outputs
- Two AES inputs and outputs
- SDI clean up PLL and an AES PLL

**Price:** $490  
**Part Number:** P0039

| **High-Speed A/D and D/A Daughterboard** |
| **Description** |
The high-speed A/D and D/A daughterboard is designed to support DSP solutions on the Altera Cyclone III Starter Kits, or other boards with HSMC connectors. Target applications include:
- Low-cost oscilloscope and pattern generator
- Communication Transceiver
- Platform for various modulation techniques

**Features**
- Dual AD channels with 14-bit resolution and data rate up to 85 MSPS
- Dual DA channels with 14-bit resolution and data rate up to 125 MSPS
- Clock sources include 100MHz oscillator, SMA for AD and DA each, and PLL from either HSMC or GPIO interface

**Price:** $219  
**Part Number:** P0003 GPIO, P0003 HSMC

| **High-Definition Multimedia Interface** |
| **Description** |
The HDMI daughterboard is an HDMI transmitter/receiver board with HSTC (High Speed Terasic Connector) interface. The transmitter and receivers are compliant with HDMI 1.3a, HDCP 1.2, and DVI 1.0 specifications. The kit includes a reference design to control the HDMI board from a Terasic DE3 development kit.

**Features**
- One HSTC interface
- One HDMI transmitter with single transmitting port
- One HDMI receiver with dual receiving ports
- Two 2 K EEPROM for storing EDID of two receiver ports separately
- Powered from 3.3 V pins of HSTC connector

**Price:** $299  
**Part Number:** P0087

| **AD/DA Data Conversion Card** |
| **Description** |
The AD/DA Data Conversion Card was created to provide a set of Analog to Digital and Digital to Analog interfaces including an Audio CODEC interface. The High Speed Mezzanine Card (HSMC) can be used to develop DSP applications with Altera Development boards and Terasic Development boards (e.g.DE3) that feature the HSMC connector.

**Features**
- External Clock In / Out Interface
- Two 14-bit Analog to Digital (A/D) converter channel with 150 MSPS
- Two 14-bit Digital to Analog (D/A) converter channel with 250 MSPS
- One Audio CODEC with Line-In, Line-Out, MIC and Headphone

**Price:** $390  
**Part Number:** P0035
Quartus II Design Software

If you’re looking for a design environment that will quickly move you from concept to creation, choose Altera’s Quartus II design software. Number one in performance and productivity for CPLD, FPGA, SOC FPGA and HardCopy ASIC designs, Quartus II software offers complete, automated system definition and implementation, all without requiring lower-level HDL or schematics. This capability—plus its seamless integration with leading EDA software tools and flows—will help turn your ideas into working systems in minutes.

Free software package includes:

- Quartus II Web Edition software
  - Support for MAX series CPLDs, and Cyclone series and Arria FPGAs
  - Support for Windows and Linux operating system
- Nios II Embedded Design Suite
- ModelSim-Altera Starter Edition simulation software
  - Optional upgrade: ModelSim-Altera Edition for faster simulation
- Evaluation of the Altera MegaCore® IP library

Quartus II Software

<table>
<thead>
<tr>
<th></th>
<th>Subscription Edition</th>
<th>Web Edition</th>
</tr>
</thead>
<tbody>
<tr>
<td>Devices:</td>
<td>All</td>
<td>MAX and Cyclone series; Arria GX series</td>
</tr>
<tr>
<td>Features:</td>
<td>100%</td>
<td>95%</td>
</tr>
<tr>
<td>Distribution:</td>
<td>Download and DVD</td>
<td>Download and DVD</td>
</tr>
<tr>
<td>Cost:</td>
<td>Paid license</td>
<td>Free - no license required</td>
</tr>
<tr>
<td>Operating system support:</td>
<td>Windows and Linux</td>
<td>Windows and Linux</td>
</tr>
</tbody>
</table>

Quartus II design software features summary

<table>
<thead>
<tr>
<th>Feature/Methodology</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Design flow methodology</td>
<td></td>
</tr>
<tr>
<td>Incremental compilation</td>
<td>Improves design timing closure and reduces design compilation times up to 70 percent. Supports team-based design.</td>
</tr>
<tr>
<td>Pin planner</td>
<td>Eases the process of assigning and managing pin assignments for high-density and high pin-count designs.</td>
</tr>
<tr>
<td>Osys (replaces SOPC Builder)</td>
<td>Automates system development by integrating IP functions and subsystems (collection of IP functions) using a hierarchical approach and a high-performance interconnect (based on a network-on-a-chip architecture).</td>
</tr>
<tr>
<td>Off-the-shelf IP cores</td>
<td>Lets you construct your system-level design using IP cores from Altera and from Altera’s third-party IP partners.</td>
</tr>
<tr>
<td>Parallel development of FPGA prototypes and ASICs</td>
<td>Allows for FPGA prototypes and HardCopy ASICs to be designed in parallel using the same design software and IP.</td>
</tr>
<tr>
<td>Scripting support</td>
<td>Supports command-line operation and Tcl scripting, as well as GUI design processing.</td>
</tr>
<tr>
<td>Rapid Recompile</td>
<td>Maximizes your productivity by reducing your compilation time by 50 percent on average (for a small design change after a full compile). Improves design timing preservation.</td>
</tr>
</tbody>
</table>

Verification

<table>
<thead>
<tr>
<th>Feature/Methodology</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>TimeQuest timing analyzer</td>
<td>Provides native Synopsys Design Constraint (SDC) support and allows you to create, manage, and analyze complex timing constraints and quickly perform advanced timing verification.</td>
</tr>
<tr>
<td>SignalTap II embedded logic analyzer</td>
<td>Supports the most channels, fastest clock speeds, largest sample depths, and most advanced triggering capabilities available in an embedded logic analyzer.</td>
</tr>
<tr>
<td>System Console</td>
<td>Enables you to easily debug your FPGA in real time using read and write transactions. It also enables you to quickly create a GUI to help monitor and send data into your FPGA.</td>
</tr>
<tr>
<td>PowerPlay technology</td>
<td>Enables you to accurately analyze and optimize both dynamic and static power consumption.</td>
</tr>
</tbody>
</table>

EDA partners

Offers EDA software support for synthesis, functional and timing simulation, static timing analysis, board-level simulation, signal integrity analysis, and formal verification. To see a complete list of partners, visit www.altera.com/products/software/partners/eda_partners/eda-index.html.

Altera subscription program

Altera’s subscription program offers a comprehensive suite of premium software and IP products. Included in the subscription are:

- Quartus II Subscription Edition software
  - Support for all Altera devices
  - Support for Windows and Linux operating systems
  - Support for enhanced productivity features
  - Incremental compilation for faster compile times
  - Multi-processor support for faster compile times
  - Nios II Embedded Design Suite (EDS)
- ModelSim—Altera Starter Edition simulation software
  - Optional upgrade: ModelSim—Altera Edition for faster simulation
- Complete IP Base Suite, which includes full licenses to the following Altera functions:
  - FIR Compiler
  - NCO Compiler
  - FFT Compiler
  - DDR SDRAM Controller
  - DDR SDRAM High-Performance Controller
  - DDR2 SDRAM Controller
  - DDR2 SDRAM High-Performance Controller
  - DDR3 SDRAM High-Performance Controller
  - DDR III SDRAM Controller
  - RLDRAM II Controller
  - SerialLite II

For more information

Quartus II software
www.altera.com/quartus2

Quartus II download
www.altera.com/download

Quartus II literature
www.altera.com/literature

Training
www.altera.com/training

OS
www.altera.com/download/os-support

1 Included in Subscription Edition only.
DSP Builder
Altera's DSP Builder creates a seamless bridge between the MATLAB/Simulink tool and Altera's Quartus II software, giving FPGA designers the algorithm development, simulation, and verification capabilities of MATLAB/Simulink system-level design tools. If your stand-alone DSP processor is running out of computational horsepower, FPGAs can solve the problem. FPGAs speed up your system with massive DSP horsepower that efficiently implements DSP algorithms in applications such as motion estimation, complex video processing, OFDM-MIMO processing in basestations, and single data rate (SDR) algorithms. Altera provides the industry's most comprehensive portfolio of solutions for implementing your high-performance DSP design in our FPGAs:
- DSP Builder—A MATLAB/Simulink-based design tool that enables system-level design
- Comprehensive collection of intellectual property (IP) functions for signal processing, including the largest suite of IP for video processing and floating-point operations
- Large portfolio of DSP reference designs for wireless, high-definition video, and other signal processing applications
- Range of DSP development kits to speed up design

Designing DSP applications in FPGAs requires both high-level algorithm development and HDL development tools. Altera's DSP Builder integrates these tools by combining the algorithm development, simulation, and verification capabilities of MATLAB/Simulink system-level design tools with VHDL synthesis, simulation, and the hardware debugging capabilities of the Quartus II development tool.

### Quartus II Software Key Features

<table>
<thead>
<tr>
<th>Design entry</th>
<th>Cyclone FPGA and MAX CPLD device support</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Anra and Stratix FPGA device support</td>
</tr>
<tr>
<td></td>
<td>HardCopy ASIC device support</td>
</tr>
<tr>
<td></td>
<td>Multiprocessor support (faster compile time support)</td>
</tr>
<tr>
<td></td>
<td>IP Base Suite (includes licenses for 15 popular IP cores)</td>
</tr>
<tr>
<td></td>
<td>Qsys (next-generation system-integration tool)</td>
</tr>
<tr>
<td></td>
<td>SOPC Builder (legacy system development tool)</td>
</tr>
<tr>
<td></td>
<td>Rapid Recompile (faster compile for small design changes)</td>
</tr>
<tr>
<td></td>
<td>Incremental compile (performance preservation and team-based design)</td>
</tr>
</tbody>
</table>

### Functional simulation
- ModelSim®-Altera Starter Edition software
- ModelSim-Altera Edition software

### Synthesis
- Quartus Integrated Synthesis (synthesis tool)

### Placement and routing
- ModelSim®-Altera Starter Edition software
- ModelSim-Altera Edition software

### Timing and power verification
- TimeQuest tool (static timing analysis)
- PowerPlay tool and optimization (power analysis)

### In-System debug
- SignalTap™ II logic analyzer (embedded logic analyzer)²
- Transceiver Toolkit (transceiver interface and verification tool)

### Operating System Support
- Windows/Linux 32-bit support
- Windows/Linux 64-bit support

### DSP Design Flow Overview

### Operating System Support

<table>
<thead>
<tr>
<th>Part Number</th>
<th>Price</th>
</tr>
</thead>
<tbody>
<tr>
<td>SW-QUARTUS-SE-FIX</td>
<td>$2,995.00</td>
</tr>
<tr>
<td>SW-QUARTUS-SE-FLT</td>
<td>$3,995.00</td>
</tr>
<tr>
<td>SW-QUARTUS-SE-ADD</td>
<td>$3,995.00</td>
</tr>
<tr>
<td>SWR-QUARTUS-SE-FIX</td>
<td>$2,495.00</td>
</tr>
<tr>
<td>SWR-QUARTUS-SE-FLT</td>
<td>$2,495.00</td>
</tr>
<tr>
<td>IPT-DSPBUILDER</td>
<td>$1,995.00</td>
</tr>
<tr>
<td>IPT-C2H-NIOS</td>
<td>$2,995.00</td>
</tr>
</tbody>
</table>
### Power Management Solutions for Altera’s FPGAs, CPLDs, and HardCopy® ASICs

Power estimation tools, such as the PowerPlay Early Power Estimator (EPE) and the PowerPlay Power Analyzer from Altera are available to estimate the power consumption of your design before creating the design.

#### Stratix® (GX) V, IV, III, II FPGAs and Hardcopy V, IV, III, II A ASICs

<table>
<thead>
<tr>
<th>Input Supply</th>
<th>≤200 mA</th>
<th>≤500 mA</th>
<th>≤1A – 1.5A</th>
<th>≤2A – 5A</th>
<th>5A – 10A</th>
<th>Up to 25A</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.8 V</td>
<td>LT3020 Linear</td>
<td>LT3085 Linear</td>
<td>LT3080 Linear</td>
<td>LT3083 Linear</td>
<td>LT3070 Linear</td>
<td>LT3071 Linear</td>
</tr>
<tr>
<td>2.5 V to 5 V</td>
<td>LT3020 Linear</td>
<td>LT3085 Linear</td>
<td>LT3411A Monolithic</td>
<td>LT3612 Monolithic</td>
<td>LT3610 Monolithic</td>
<td>LT3611 Monolithic</td>
</tr>
<tr>
<td>≤12 V to 24 V</td>
<td>LT3502 Monolithic</td>
<td>LT3503 Monolithic</td>
<td>LT3503 Monolithic</td>
<td>LT3503 Monolithic</td>
<td>LT3503 Monolithic</td>
<td>LT3601 Monolithic</td>
</tr>
</tbody>
</table>

#### Arria® (GX) V, II, I FPGAs

<table>
<thead>
<tr>
<th>Input Supply</th>
<th>≤200 mA</th>
<th>≤500 mA</th>
<th>≤1A – 1.5A</th>
<th>≤2A – 5A</th>
<th>5A – 10A</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.8 V</td>
<td>LT1761 Linear</td>
<td>LT3085 Linear</td>
<td>LT3080 Linear</td>
<td>LT3083 Linear</td>
<td>LT3070 Linear</td>
</tr>
<tr>
<td>2.5 V to 5 V</td>
<td>LT3020 Linear</td>
<td>LT3085 Linear</td>
<td>LT3411A Monolithic</td>
<td>LT3612 Monolithic</td>
<td>LT3610 Monolithic</td>
</tr>
<tr>
<td>≤12 V to 24 V</td>
<td>LT3502 Monolithic</td>
<td>LT3503 Monolithic</td>
<td>LT3503 Monolithic</td>
<td>LT3503 Monolithic</td>
<td>LT3503 Monolithic</td>
</tr>
</tbody>
</table>

#### Cyclone® (GX) V, IV, III, II FPGAs

<table>
<thead>
<tr>
<th>Input Supply</th>
<th>≤200 mA</th>
<th>≤500 mA</th>
<th>≤1A – 1.5A</th>
<th>≤2A – 5A</th>
<th>5A – 10A</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.8 V</td>
<td>LT1761 Linear</td>
<td>LT3085 Linear</td>
<td>LT3080 Linear</td>
<td>LT3083 Linear</td>
<td>LT3070 Linear</td>
</tr>
<tr>
<td>2.5 V to 5 V</td>
<td>LT3020 Linear</td>
<td>LT3085 Linear</td>
<td>LT3411A Monolithic</td>
<td>LT3612 Monolithic</td>
<td>LT3610 Monolithic</td>
</tr>
<tr>
<td>≤12 V to 24 V</td>
<td>LT3502 Monolithic</td>
<td>LT3503 Monolithic</td>
<td>LT3503 Monolithic</td>
<td>LT3503 Monolithic</td>
<td>LT3503 Monolithic</td>
</tr>
</tbody>
</table>

#### MAX® V CPLDs

<table>
<thead>
<tr>
<th>Input Supply</th>
<th>≤200 mA</th>
<th>≤500 mA</th>
<th>≤1A – 1.5A</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.8 V</td>
<td>LT1761 Linear</td>
<td>LT3085 Linear</td>
<td>LT3080 Linear</td>
</tr>
<tr>
<td>2.5 V to 5 V</td>
<td>LT3020 Linear</td>
<td>LT3085 Linear</td>
<td>LT3080 Linear</td>
</tr>
<tr>
<td>≤12 V to 24 V</td>
<td>LT3502 Monolithic</td>
<td>LT3503 Monolithic</td>
<td>LT3503 Monolithic</td>
</tr>
</tbody>
</table>

#### DDR Memory or Active Bus Termination

<table>
<thead>
<tr>
<th>Input Supply</th>
<th>≤±1.5A</th>
<th>≤±3A</th>
<th>≤±6A</th>
<th>&gt;±6A</th>
</tr>
</thead>
<tbody>
<tr>
<td>2.5 V to 5.5 V</td>
<td>LT3612 Monolithic</td>
<td>LT3614 Monolithic</td>
<td>LT3617 Monolithic</td>
<td>LT3718 Controller</td>
</tr>
<tr>
<td>&gt;5.5 V</td>
<td>LT3634 Monolithic</td>
<td>LT3618 Monolithic</td>
<td>LT3718 Controller</td>
<td>LT3876 Controller</td>
</tr>
</tbody>
</table>

*Additional products in Linear’s µModule family are now available. New products are highlighted in bold.
Monolithic Switching Regulators

High-CURRENT Step-Down DC/DC Power Solutions for Stratix and Arria FPGAs

Linear Technology designs and manufactures a broad range of step-down DC/DC regulators specifically designed to power Altera's Stratix and Arria FPGAs, including solutions to meet the 3 percent core tolerance specification for the Stratix V device family. These regulators typically have 0.6V references with less than ±1 percent accuracy over temperature and include other features, such as low quiescent current, voltage tracking, high step-down ratios, clock synchronization as well as a host of protection features.

<table>
<thead>
<tr>
<th>Part Number</th>
<th>V_{in} Range (V)</th>
<th>V_{out} Min (V)</th>
<th>I_{out} Max (A)</th>
<th>Solution Type</th>
<th>Reference Voltage Tolerance</th>
<th>Remote Sense Amplifier</th>
<th>PMBus (I2C) Capable</th>
</tr>
</thead>
<tbody>
<tr>
<td>LTC3866</td>
<td>4.5 to 38</td>
<td>0.6</td>
<td>40</td>
<td>Single-output Controller</td>
<td>±0.5% Total DC accuracy</td>
<td>Yes</td>
<td>Yes with companion IC</td>
</tr>
<tr>
<td>LTC3855</td>
<td>4.5 to 38</td>
<td>0.6</td>
<td>50 (2 x 25)</td>
<td>Dual-output Controller</td>
<td>±0.75% Total DC accuracy</td>
<td>Yes</td>
<td>Yes with companion IC</td>
</tr>
<tr>
<td>LTC3838</td>
<td>4.5 to 38</td>
<td>0.6</td>
<td>50 (2 x 25)</td>
<td>Dual-output Controller</td>
<td>±0.67% Total DC accuracy</td>
<td>Yes</td>
<td>Yes with companion IC</td>
</tr>
<tr>
<td>LTC3856</td>
<td>4 to 38</td>
<td>0.6</td>
<td>50</td>
<td>Single-output Controller</td>
<td>±0.75% Total DC accuracy</td>
<td>Yes</td>
<td>Yes with companion IC</td>
</tr>
<tr>
<td>LTC3861</td>
<td>3 to 24</td>
<td>0.6</td>
<td>60</td>
<td>Dual-output Controller</td>
<td>±0.75% Total DC accuracy</td>
<td>Yes</td>
<td>Yes with companion IC</td>
</tr>
<tr>
<td>LTC3883</td>
<td>4.5 to 24</td>
<td>0.5</td>
<td>25</td>
<td>Single-output Controller</td>
<td>±0.5% Total DC accuracy</td>
<td>Yes</td>
<td>Integrated</td>
</tr>
<tr>
<td>LTC3880</td>
<td>4.5 to 24</td>
<td>0.6</td>
<td>50 (2 x 25)</td>
<td>Dual-output Controller</td>
<td>±0.5% Total DC accuracy</td>
<td>Yes</td>
<td>Integrated</td>
</tr>
<tr>
<td>LTC3608</td>
<td>4 to 18</td>
<td>0.6</td>
<td>8</td>
<td>Monolithic</td>
<td>±1% Total DC accuracy</td>
<td>No</td>
<td>Yes with companion IC</td>
</tr>
<tr>
<td>LTC3610</td>
<td>4 to 24</td>
<td>0.6</td>
<td>12</td>
<td>Monolithic</td>
<td>±1% Total DC accuracy</td>
<td>No</td>
<td>Yes with companion IC</td>
</tr>
<tr>
<td>LTC3613</td>
<td>4.5 to 24</td>
<td>0.6</td>
<td>15</td>
<td>Monolithic</td>
<td>±0.67% Total DC accuracy</td>
<td>Yes</td>
<td>Yes with companion IC</td>
</tr>
<tr>
<td>LTM4601A</td>
<td>4.5 to 20</td>
<td>0.6</td>
<td>12</td>
<td>µModule Regulator</td>
<td>±1.5% Total DC accuracy</td>
<td>Yes</td>
<td>Yes with companion IC</td>
</tr>
<tr>
<td>LTM4627</td>
<td>4.5 to 20</td>
<td>0.6</td>
<td>15</td>
<td>µModule Regulator</td>
<td>±1.5% Total DC accuracy</td>
<td>Yes</td>
<td>Yes with companion IC</td>
</tr>
<tr>
<td>LTM4626</td>
<td>4.5 to 26.5</td>
<td>0.6</td>
<td>16 (2 x 8)</td>
<td>µModule Regulator</td>
<td>±1.5% Total DC accuracy</td>
<td>Yes</td>
<td>Yes with companion IC</td>
</tr>
<tr>
<td>LTM4620</td>
<td>4.5 to 16</td>
<td>0.6</td>
<td>26 (2 x 13)</td>
<td>µModule Regulator</td>
<td>±1.5% Total DC accuracy</td>
<td>Yes</td>
<td>Yes with companion IC</td>
</tr>
</tbody>
</table>

Note (1) The maximum output current depends on the choice of external components. Regulators can be paralleled to generate more output current.
(2) Controllers need external inductor and MOSFETs; Monolithic regulators need external inductor, and µModule regulators have integrated inductor, MOSFET, and some capacitors

Step-Down DC/DC Power Solutions for Arria and Cyclone FPGAs

FPGAs targeted for mid-range and lower cost applications require lower currents than the higher current DC/DC µModule Regulator and controllers. Linear Technology has a host of cost-effective and easy-to-implement monolithic and DC/DC µModule regulators that are suitable for these applications.

<table>
<thead>
<tr>
<th>Part Number</th>
<th>V_{in} Range (V)</th>
<th>V_{out} Min (V)</th>
<th>I_{out} Max (A)</th>
<th>Solution Type</th>
<th>Power Good and RUN/SHDN Pin for Sequencing</th>
</tr>
</thead>
<tbody>
<tr>
<td>LT3510</td>
<td>3.1 to 25</td>
<td>0.8</td>
<td>2 x 2</td>
<td>Dual Monolithic</td>
<td>Yes</td>
</tr>
<tr>
<td>LT3626</td>
<td>3.6 to 20</td>
<td>0.6</td>
<td>25</td>
<td>Monolithic</td>
<td>Yes</td>
</tr>
<tr>
<td>LT3507A</td>
<td>4 to 36</td>
<td>0.8</td>
<td>2.7, 2 x 1.8</td>
<td>Triple Monolithic</td>
<td>Yes</td>
</tr>
<tr>
<td>LT3612</td>
<td>2.25 to 5.5</td>
<td>0.6</td>
<td>3</td>
<td>Monolithic</td>
<td>Yes</td>
</tr>
<tr>
<td>LT3614</td>
<td>2.25 to 5.5</td>
<td>0.6</td>
<td>4</td>
<td>Monolithic</td>
<td>Yes</td>
</tr>
<tr>
<td>LTM4604A</td>
<td>2.375 to 5.5</td>
<td>0.8</td>
<td>4</td>
<td>µModule Regulator</td>
<td>Yes</td>
</tr>
<tr>
<td>LTM4614</td>
<td>2.375 to 5.5</td>
<td>0.8</td>
<td>2 x 4</td>
<td>Dual µModule Regulator</td>
<td>Yes</td>
</tr>
<tr>
<td>LTM4615</td>
<td>2.25 to 5.5</td>
<td>0.6</td>
<td>2 x 3</td>
<td>Dual Monolithic</td>
<td>Yes</td>
</tr>
<tr>
<td>LTM4633</td>
<td>3.6 to 15</td>
<td>0.6</td>
<td>2 x 3</td>
<td>Dual-output controller</td>
<td>Yes</td>
</tr>
<tr>
<td>LTM4605A</td>
<td>4 to 20</td>
<td>0.6</td>
<td>5</td>
<td>Monolithic</td>
<td>Yes</td>
</tr>
<tr>
<td>LTM4616</td>
<td>2.25 to 5.5</td>
<td>0.6</td>
<td>6</td>
<td>Monolithic</td>
<td>Yes</td>
</tr>
<tr>
<td>LTM4608A</td>
<td>2.7 to 5.5</td>
<td>0.6</td>
<td>8</td>
<td>µModule Regulator</td>
<td>Yes</td>
</tr>
<tr>
<td>LTM4616</td>
<td>2.7 to 5.5</td>
<td>0.6</td>
<td>2 x 8</td>
<td>Dual µModule Regulator</td>
<td>Yes</td>
</tr>
</tbody>
</table>

Note (1) The maximum output current depends on the choice of external components. Regulators can be paralleled to generate more output current.
(2) Controllers need external inductor and MOSFETs; Monolithic regulators need external inductor, and µModule regulators have integrated inductor, MOSFET, and some capacitors.
Low Noise Power Solutions for High-Speed Transceiver Rails

Linear Technology designs and manufactures a broad range of step-down regulators specifically designed to power noise-sensitive power rails for high-speed transceivers. The solutions used for these applications are low dropout linear regulators and integrated DC/DC µModule regulators.

<table>
<thead>
<tr>
<th>Part Number</th>
<th>V&lt;sub&gt;IN&lt;/sub&gt; Range (V)</th>
<th>V&lt;sub&gt;OUT&lt;/sub&gt; Min (V)</th>
<th>I&lt;sub&gt;OUT Max (A)&lt;/sub&gt;</th>
<th>Solution Type</th>
<th>Power Good and RUN/SHDN Pin for Sequencing</th>
</tr>
</thead>
<tbody>
<tr>
<td>LT3022</td>
<td>0.9 to 10</td>
<td>0.2</td>
<td>1</td>
<td>Linear Regulator</td>
<td>SHDN pin</td>
</tr>
<tr>
<td>LTC9025-1</td>
<td>0.9 to 5.5</td>
<td>0.4</td>
<td>0.5</td>
<td>Linear Regulator</td>
<td>SHDN pin</td>
</tr>
<tr>
<td>LT3060</td>
<td>1.2 to 3.6</td>
<td>0</td>
<td>1.1</td>
<td>Linear Regulator</td>
<td>With simple external FET</td>
</tr>
<tr>
<td>LTC3026</td>
<td>1.14 to 5.5</td>
<td>0.4</td>
<td>1.5</td>
<td>Linear Regulator</td>
<td>Yes</td>
</tr>
<tr>
<td>LT3083</td>
<td>1.2 to 3</td>
<td>0</td>
<td>3</td>
<td>Linear Regulator</td>
<td>With simple external FET</td>
</tr>
<tr>
<td>LT4604A</td>
<td>2.375 to 5.5</td>
<td>0.8</td>
<td>4</td>
<td>µModule Regulator</td>
<td>Yes</td>
</tr>
<tr>
<td>LT4614</td>
<td>2.375 to 5.5</td>
<td>0.8</td>
<td>2 X 4</td>
<td>Dual µModule Regulator</td>
<td>Yes</td>
</tr>
<tr>
<td>LT3070</td>
<td>0.95 to 3.0</td>
<td>0.8</td>
<td>5</td>
<td>Linear Regulator</td>
<td>Yes</td>
</tr>
<tr>
<td>LT3071</td>
<td>0.95 to 3.0</td>
<td>0.8</td>
<td>5</td>
<td>Linear Regulator</td>
<td>Yes</td>
</tr>
<tr>
<td>LT4608A</td>
<td>2.7 to 5.5</td>
<td>0.6</td>
<td>8</td>
<td>µModule Regulator</td>
<td>Yes</td>
</tr>
<tr>
<td>LT4616</td>
<td>2.7 to 5.5</td>
<td>0.6</td>
<td>2 X 8</td>
<td>µModule Regulator</td>
<td>Yes</td>
</tr>
</tbody>
</table>

Note (1) The maximum output current depends on the choice of external components. Regulators can be paralleled to generate more output current.
(2) Controllers need external inductor and MOSFETs; Monolithic regulators need external inductor; and µModule regulators have integrated inductor, MOSFET, and some capacitors.

DDR Memory/ Bus Termination Regulators

DDR memory or bus termination regulators have to be able to sink and source current. Linear Technology provides stand-alone regulators that can source and sink currents as well as integrated solutions that can power the VDDQ rails and the VTT reference voltage.

<table>
<thead>
<tr>
<th>Part Number</th>
<th>V&lt;sub&gt;IN&lt;/sub&gt; Range (V)</th>
<th>V&lt;sub&gt;OUT&lt;/sub&gt; Min (V)</th>
<th>I&lt;sub&gt;OUT Max (A)&lt;/sub&gt;</th>
<th>Solution Type</th>
<th>Integrated VTTREF</th>
</tr>
</thead>
<tbody>
<tr>
<td>LTC3614</td>
<td>2.25 to 5.5</td>
<td>0.6</td>
<td>±3</td>
<td>Monolithic</td>
<td>No</td>
</tr>
<tr>
<td>LTC3618</td>
<td>2.25 to 5.5</td>
<td>0.5</td>
<td>±3 + 3</td>
<td>Monolithic</td>
<td>Yes</td>
</tr>
<tr>
<td>LTC3634</td>
<td>3.6 to 15</td>
<td>0.6</td>
<td>±3 + 3</td>
<td>Monolithic</td>
<td>Yes</td>
</tr>
<tr>
<td>LTC3617</td>
<td>2.25 to 5.5</td>
<td>0.5</td>
<td>±6</td>
<td>Monolithic</td>
<td>Yes</td>
</tr>
<tr>
<td>LTC3876</td>
<td>4.5 to 38</td>
<td>0.5</td>
<td>±20</td>
<td>Controller</td>
<td>Yes</td>
</tr>
</tbody>
</table>

Note (1) The maximum output current depends on the choice of external components. Regulators can be paralleled to generate more output current.
(2) Controllers need external inductor and MOSFETs; Monolithic regulators need external inductor; and µModule regulators have integrated inductor, MOSFET, and some capacitors.

µModule Power Products

[Diagram of µModule Power Products]
Digital Power

**PMBus/SMBus/PC™ Power Control**

Managing multi-rail FPGA systems and achieving very tight core power specifications can be a challenge for today’s system architects. Digital Power Management solutions from Linear Technology are used on Altera® Development Boards and Kits to greatly simplify tasks, such as sequencing, monitoring, margining, supervision, and other key functions and requirements for Altera FPGA systems.

Linear Technology Digital Power Solutions offer very tight accuracy, ±0.25%, allowing Altera customers plenty of room to achieve the tolerance specifications for the core power.

---

Digital Power Management Companion ICs can be used in conjunction with any power supply to add ±0.25 percent measurement accuracy to increase system efficiency of any Altera-based system.

### LTC2970 – Dual I²C Power Supply Monitor and Margining Controller

**Key Features**
- Less than ±0.5% total unadjusted error 14-bit ΔΣ ADC with on-chip reference
- Dual, 8-bit DACs with 1x voltage buffers
- Linear, voltage servo adjusts supply voltages by ramping DAC outputs up/down
- I²C™ Bus interface (SMBus compatible)
- Extensive, user configurable fault monitoring
- On-chip temperature sensor
- Available in 24-lead 4 mm x 5 mm QFN package

### LTC2974 – Quad Digital Power Supply Manager with EEPROM

**Key Features**
- I²C/SMBus serial interface
- PMBus compliant command set
- Configuration EEPROM with CRC
- Black box fault logging to internal EEPROM
- Differential input, 16-bit ΔΣ ADC with less than ±0.25% of total unadjusted error
- Four voltage servos precisely adjust supply voltages using 10-bit DACs with soft-connect
- Monitors four output voltages, four output currents and one input voltage
- Monitors four external temperature sensors and internal die temperature
- 4-channel sequencer, time based or tracking
- Programmable watchdog timer
- Four OV/UV VOUT and one VIN supervisor
- Four overcurrent/undercurrent supervisors
- Supports multichannel fault management
- Operates autonomously without additional software
- LTC2974 can be powered from 3.3 V or 4.5 V to 15 V
- Available in 64-lead 9 mm x 9 mm QFN package

### LTC2978 – Octal Digital Power Supply Manager with EEPROM

**Key Features**
- I²C/SMBus serial interface
- PMBus compliant command set
- Configuration EEPROM with CRC
- Black box fault logging to internal EEPROM
- Differential input, 16-bit ΔΣ ADC with less than ±0.25% of total unadjusted error
- Eight voltage servos precisely adjust output voltages using eight 10-bit DACs with soft-connect
- Monitors eight output voltages and one input voltage and internal die temperature
- 8-channel sequencer
- Programmable watchdog timer
- Eight UV/OV VOUT and one VIN supervisor
- Supports multichannel fault management
- Operates autonomously without additional software
- LTC2978 can be powered from 3.3 V or 4.5 V to 15 V
- Available in 64-pin 9 mm x 9 mm QFN package

---

Used on the Transceiver Signal Integrity Development Kit, Stratix V GX/GT Edition

---

**Arrow | Altera Development Tools**
Digital Interface Power Management Tools

Users can harness the powerful GUI to configure and interrogate the digital power management IC, user settings, and fault log. This tool provides rapid troubleshooting and debug capabilities during power system design, development, production, and failure analysis. Once configured, these devices provide the essential system management functions without host intervention and do not require writing a single line of code.

Digital Interface Power Management Block Diagram
System Monitors

Energy efficiency and power consumption are critical factors in today’s electronic designs. Measuring power consumption, as well as the point sources for heat can increase overall system health and reliability.

Linear Technology’s family of power and temperature monitors measures voltage and current, as well as internal and external temperature, and can either digitize this information with an on-chip high resolution analog-to-digital-converter (ADC), or provide analog outputs with alerts for a truly comprehensive monitoring solution.

**I²C Temperature, Voltage, and Current Monitor**
The LTC2990, a temperature voltage and current monitor for 3 V to 5.5 V systems, integrates a 14-bit ADC, 10ppm/°C reference and I²C interface to provide submillivolt voltage resolution, as well as accuracy of ±1°C internally and ±0.5°C remotely when making temperature measurements.

**Measures:**
- External temperature
- Internal temperature
- Single-ended voltage
- Differential voltage
- Rail-to-rail current
- Internal VCC

**I²C Current and Voltage Monitor**
The LTC4151 is a high-side power monitor that operates over a wide voltage range of 7 V to 80 V. In default operation mode, the onboard 12-bit ADC continuously measures high-side current, input voltage, and an external voltage. Data is reported through the I²C interface when polled by a host.

**Temperature Sensor and Dual Voltage Monitor with Temperature and Voltage Alerts**
The LTC2995 is an analog temperature monitor for low-voltage systems which provides a 3.5ms-updated voltage proportional to absolute temperature (VPTAT) so that systems can quickly react with subdegree accuracy when making internal or external temperature measurements. The LTC2995 provides equally impressive high voltage monitoring capabilities for two rails, as well as temperature and voltage alerts, for a truly comprehensive thermal monitoring solution. No code is required to configure these tiny devices.

**Analog Power and Current Monitor**
The LT2940 is a power and current monitor for 4 V to 80 V systems that brings together the necessary circuits to accurately measure, monitor, and control power. Unlike traditional power monitors that rely on data converters and multiplying registers to calculate power, the LT2940 uses a true four-quadrant analog multiplier for continuous results with 500 kHz bandwidth, ideal for use in many pulsed, chopped AC, and control applications.
**High-Speed ADCs and Signal Chain uModule Solutions**

Linear Technology’s extensive high-speed ADC portfolio includes pin-compatible, high-performance multichannel ADCs in resolutions of 10-bit, 12-bit, 14-bit, and 16-bit sampling from 1 Msps up to 310 Msps. Linear Technology offers single, dual, quad, and octal ADCs, with flexible serial or parallel interfaces, and lowest power consumption without compromising AC performance. Many of these ADCs offer unique features for reducing digital feedback in situations where even good layout practice might fail.

Several design examples from Linear Technology illustrate fully functioning hardware demonstrations, complete with demo code, interfacing the LTC2158 ADC (parallel LVDS interface), and the LTM9011 low power octal ADC (serial LVDS interface) families to Altera FPGAs. Target applications include communications, cellular base stations, software-defined radios, medical imaging, high definition video, and test and measurement equipment. The LTC2158 and LTM9011 are supported with demo boards from Linear Technology:

- DC1933: Linear Technology FMC to HSMC Adapter Board for interfacing Linear Technology DC1564 and DC1565 ADC demo boards to Altera HSMC connector.
- LTC2158: Linear Technology demo board part # DC1564.
- LTC2153: Linear Technology demo board part # DC1565.
- LTM9011: Linear Technology demo board part # DC1751 for DC coupled inputs or DC1884 for AC coupled inputs.
  - Requires Samtec FMC to HSMC Adapter (Request from Linear Technology Sales representative).
- Please contact your local Arrow or Linear Technology sales representative for ordering information.

**DC1933 FMC to HSMC Adapter**
The DC1933 enables engineers to quickly interface Linear Technology’s family of LTC2158 dual and single high-speed ADCs, with DDR LVDS outputs directly to an appropriate Altera development board that utilizes high-speed mezzanine card (HSMC) connectors. Contact your local Arrow salesperson for ordering information.

---

14-Bit/12-Bit 170 Msps to 310 Msps Single and Dual ADC Family

The LTC2153 and LTC2158 are 1.8 V single and dual, high IF sampling 14-/12-bit, 170 Msps to 310 Msps ADC families maintain excellent spurious-free dynamic range (SFDR) performance at input frequencies up to 900 MHz. These ADCs are designed specifically to meet the needs of today’s communications systems, where high undersampling capability saves cost by eliminating downconversion stages. The LTC2158 is a dual 310 Msps ADC, ideal for I/O sampling applications, and offers a short pipeline latency of just five clock cycles for closed loop systems. The single version, LTC2153, is ideal for IF sampling architectures. The easy to drive input range saves power in the ADC driver, and improves performance at high input frequencies.

### 170 Msps to 310 Msps Performance Summary

<table>
<thead>
<tr>
<th>Sampling Rate (Msps)</th>
<th>LTC2153 14-Bit</th>
<th>LTC2158 14-Bit</th>
<th>LTC2153 12-Bit</th>
<th>LTC2158 12-Bit</th>
</tr>
</thead>
<tbody>
<tr>
<td>170 Msps</td>
<td>14-bit</td>
<td>12-bit</td>
<td>14-bit</td>
<td>12-bit</td>
</tr>
<tr>
<td>2156-14</td>
<td>2156-14</td>
<td>2156-12</td>
<td>2156-12</td>
<td>2156-12</td>
</tr>
<tr>
<td>2153-14</td>
<td>2153-14</td>
<td>2153-12</td>
<td>2153-12</td>
<td>2153-12</td>
</tr>
<tr>
<td>2155-14</td>
<td>2155-14</td>
<td>2155-12</td>
<td>2155-12</td>
<td>2155-12</td>
</tr>
<tr>
<td>2150-14</td>
<td>2150-14</td>
<td>2150-12</td>
<td>2150-12</td>
<td>2150-12</td>
</tr>
<tr>
<td>2151-14</td>
<td>2151-14</td>
<td>2151-12</td>
<td>2151-12</td>
<td>2151-12</td>
</tr>
<tr>
<td>2152-14</td>
<td>2152-14</td>
<td>2152-12</td>
<td>2152-12</td>
<td>2152-12</td>
</tr>
</tbody>
</table>

**Power Consumption**

<table>
<thead>
<tr>
<th>Sampling Rate (Msps)</th>
<th>14-bit</th>
<th>12-bit</th>
</tr>
</thead>
<tbody>
<tr>
<td>170 Msps</td>
<td>284mW/Ch</td>
<td>308mW/Ch</td>
</tr>
<tr>
<td>210 Msps</td>
<td>325mW/Ch</td>
<td>362mW/Ch</td>
</tr>
</tbody>
</table>

---

**1.8V Single ADGs DDR LVDS Outputs**

**1.8V Dual ADGs DDR LVDS Outputs**
Ideal Diode Controllers

Ideal diode controllers offer a simple low-loss replacement to power Schottky diodes in high current applications, in addition to reducing voltage drop in low voltage applications. Linear Technology’s family of ideal diodes uses N-channel or P-channel MOSFETs to perform the function of a low forward voltage diode. This provides a more efficient solution and preserves precious board space by reducing the need for heat sinking. Linear control of the forward voltage drop across the MOSFET ensures smooth current delivery without oscillation, even under light loads. If a power source fails or is shorted, a fast turn-off minimizes reverse current transients. Ideal diode controllers are perfect for ORing supplies together to provide redundancy in the event of input failure or hard short. Additionally, ideal diodes can be used for output supply hold-up during brief interruptions of power input.

Linear Technology N-Channel Ideal Diodes

<table>
<thead>
<tr>
<th>Part Number</th>
<th>ORing Range</th>
<th>Function</th>
<th>Package</th>
</tr>
</thead>
<tbody>
<tr>
<td>LTC4354</td>
<td>-4.5 V to -80 V</td>
<td>Dual Ideal Diode with monitoring</td>
<td>3 x 2 DFN-8, SO-8</td>
</tr>
<tr>
<td>LTC4355</td>
<td>9 V to 80 V</td>
<td>Dual Ideal Diode with monitoring</td>
<td>4 x 3 DFN-14, SO-16, MSOP-16</td>
</tr>
<tr>
<td>LTC4357</td>
<td>9 V to 80 V</td>
<td>Single Ideal Diode</td>
<td>2 x 3 DFN-6, MSOP-8</td>
</tr>
<tr>
<td>LTC4358</td>
<td>9 V to 26.5 V</td>
<td>Single Ideal Diode with internal 5A FET</td>
<td>4 x 3 DFN-14, TSSOP-16</td>
</tr>
<tr>
<td>LTC4352</td>
<td>0 V to 18 V</td>
<td>Single Ideal Diode with monitoring</td>
<td>3 x 3 DFN-12, MSOP-12</td>
</tr>
<tr>
<td>LTC4353</td>
<td>0 V to 18 V</td>
<td>Dual Ideal Diode with enable inputs</td>
<td>4 x 3 DFN-16, MSOP-16</td>
</tr>
<tr>
<td>LTC4370</td>
<td>0 V to 18 V</td>
<td>Two Supply Diode-OR current balancing controller</td>
<td>4 x 3 DFN-16, MSOP-16</td>
</tr>
<tr>
<td>LTC4227</td>
<td>2.9 V to 18 V</td>
<td>Dual Ideal Diode and single hot swap controller</td>
<td>4 x 5 QFN-20, SSOP-16</td>
</tr>
<tr>
<td>LTC4228</td>
<td>2.9 V to 18 V</td>
<td>Dual Ideal Diode and hot swap controller</td>
<td>4 x 5 QFN-28, SSOP-28</td>
</tr>
<tr>
<td>LTC4359</td>
<td>4 V to 80 V</td>
<td>Single Ideal Diode, reverse-current protection</td>
<td>2 x 3 DFN-6, MSOP-8</td>
</tr>
<tr>
<td>LTC4364</td>
<td>4 V to 80 V</td>
<td>Surge Stopper with Ideal Diode, reverse current protection</td>
<td>4 x 3 DFN-14, MSOP-16, SO-16</td>
</tr>
</tbody>
</table>
## Interface
Linear Technology’s Interface products encompass a wide variety of industry-standard communication devices, including RS485 transceivers that enable long-range equipment communication and PCI/SMBus digital interface devices that improve inter-chip communication. Our RS485, RS232, multiprotocol and control area network (CAN) transceivers easily support today’s fastest data rates, high node count, and low voltage supplies, while high electrostatic discharge (ESD), failsafe, fault-protection and galvanic isolation increase system reliability. Process Field Bus (PROFIBUS) compatible devices easily meet the robust requirements of fieldbus solutions in factory and process automation environments. The PCI/SMBus bus buffers, multiplexers, rise time accelerators and isolators help digital systems meet specific IC bus requirements, such as maximum bus capacitance and rise times, using unique selectable rise time accelerators and stuck bus recovery features.

### Linear Technology RS232 Transceivers

<table>
<thead>
<tr>
<th>Part Number</th>
<th>Number of Drivers</th>
<th>Number of Receivers</th>
<th>Supply (V)</th>
<th>Data Rate (kbps)</th>
<th>ESD (kV)</th>
<th>Driver Disable</th>
<th>Shutdown Mode</th>
<th>Temp. Grade</th>
<th>Packages</th>
</tr>
</thead>
<tbody>
<tr>
<td>LTM2882-3/-5</td>
<td>2</td>
<td>2</td>
<td>3.3/5</td>
<td>1000</td>
<td>±10</td>
<td>•</td>
<td>•</td>
<td>C, L, H, MP</td>
<td>LGA-32, BGA-32</td>
</tr>
</tbody>
</table>

#### General Purpose

<table>
<thead>
<tr>
<th>Part Number</th>
<th>Supply (V)</th>
<th>Max Data Rate (Bits)</th>
<th>#Dr</th>
<th>#Rec</th>
<th>Duplex</th>
<th>SHDN</th>
<th>ESD (kV)</th>
<th>Failsafe</th>
<th>Comments</th>
<th>Temp. Grade</th>
<th>Packages</th>
</tr>
</thead>
<tbody>
<tr>
<td>LTC2801</td>
<td>1.8 to 5</td>
<td>250</td>
<td>1</td>
<td>1</td>
<td>Full</td>
<td>Yes</td>
<td>±10</td>
<td>•</td>
<td>•</td>
<td>C, I</td>
<td>5 x 3 DFN-12</td>
</tr>
<tr>
<td>LTC2802</td>
<td>1.8 to 5</td>
<td>1000</td>
<td>1</td>
<td>1</td>
<td>Full</td>
<td>Yes</td>
<td>±10</td>
<td>•</td>
<td>•</td>
<td>C, I</td>
<td>5 x 3 DFN-12</td>
</tr>
</tbody>
</table>

### Linear Technology RS485/RS422 Transceivers

<table>
<thead>
<tr>
<th>Part Number</th>
<th>Supply (V)</th>
<th>Max Data Rate (Bits)</th>
<th>#Dr</th>
<th>#Rec</th>
<th>Duplex</th>
<th>SHDN</th>
<th>ESD (kV)</th>
<th>Failsafe</th>
<th>Comments</th>
<th>Temp. Grade</th>
<th>Packages</th>
</tr>
</thead>
<tbody>
<tr>
<td>LTM2881-3/-5</td>
<td>3.3/5</td>
<td>20 M</td>
<td>1</td>
<td>1</td>
<td>Half</td>
<td>Yes</td>
<td>±15</td>
<td>Type 2</td>
<td>No external components required. Isolated 1W DC/DC converter, switchable, 120Ω termination, UL file #E151738</td>
<td>C, L, H, MP</td>
<td>15 x 11.25 x 2.8 LGA-32, 15 x 11.25 x 3.4 BGA-32</td>
</tr>
</tbody>
</table>

#### ±10V Fault Protection

<table>
<thead>
<tr>
<th>Part Number</th>
<th>Supply (V)</th>
<th>Max Data Rate (Bits)</th>
<th>#Dr</th>
<th>#Rec</th>
<th>Duplex</th>
<th>SHDN</th>
<th>ESD (kV)</th>
<th>Failsafe</th>
<th>Comments</th>
<th>Temp. Grade</th>
<th>Packages</th>
</tr>
</thead>
<tbody>
<tr>
<td>LTC2862-1/-2</td>
<td>3 to 5.5</td>
<td>20 M/250 k</td>
<td>1</td>
<td>1</td>
<td>Half</td>
<td>Yes</td>
<td>±15</td>
<td>Type 2</td>
<td>Pin compatible with LT1785A</td>
<td>C, L, H</td>
<td>SO-8, 3 x 3 DFN-8</td>
</tr>
<tr>
<td>LTC2863-1/-2</td>
<td>3 to 5.5</td>
<td>20 M/250 k</td>
<td>1</td>
<td>1</td>
<td>Full</td>
<td>No</td>
<td>±15</td>
<td>Type 2</td>
<td>Pin compatible with LT1719A</td>
<td>C, L, H</td>
<td>SO-8, 3 x 3 DFN-8</td>
</tr>
<tr>
<td>LTC2864-1/-2</td>
<td>3 to 5.5</td>
<td>20 M/250 k</td>
<td>1</td>
<td>1</td>
<td>Full</td>
<td>Yes</td>
<td>±15</td>
<td>Type 2</td>
<td>Pin compatible with LT1719A</td>
<td>C, L, H</td>
<td>SO-14, 3 x 3 DFN-10</td>
</tr>
<tr>
<td>LTC2865</td>
<td>3 to 5.5</td>
<td>20 M/250 k</td>
<td>1</td>
<td>1</td>
<td>Full</td>
<td>Yes</td>
<td>±15</td>
<td>Type 2</td>
<td>Logic supply pin, SLO pin</td>
<td>C, L, H</td>
<td>MSOP-12, 4 x 3, DFN-12</td>
</tr>
</tbody>
</table>

#### Integrated Switchable 120Ω Termination

<table>
<thead>
<tr>
<th>Part Number</th>
<th>Supply (V)</th>
<th>Max Data Rate (Bits)</th>
<th>#Dr</th>
<th>#Rec</th>
<th>Duplex</th>
<th>SHDN</th>
<th>ESD (kV)</th>
<th>Failsafe</th>
<th>Comments</th>
<th>Temp. Grade</th>
<th>Packages</th>
</tr>
</thead>
<tbody>
<tr>
<td>LTC2854</td>
<td>3.3</td>
<td>20 M</td>
<td>1</td>
<td>1</td>
<td>Half</td>
<td>Yes</td>
<td>±25</td>
<td>Type 2</td>
<td>±25 kV</td>
<td>C, L, H</td>
<td>3 x 3 DFN-10</td>
</tr>
<tr>
<td>LTC2855</td>
<td>3.3</td>
<td>20 M</td>
<td>1</td>
<td>1</td>
<td>Half</td>
<td>Yes</td>
<td>±15</td>
<td>Type 2</td>
<td>Driver slew rate control</td>
<td>C, L, H</td>
<td>3 x 3 DFN-10</td>
</tr>
<tr>
<td>LTC2856</td>
<td>3.3</td>
<td>20 M</td>
<td>1</td>
<td>1</td>
<td>Full</td>
<td>Yes</td>
<td>±15</td>
<td>Type 2</td>
<td>Driver slew rate control</td>
<td>C, L, H</td>
<td>4 x 3, DFN-12, SSOP-16</td>
</tr>
<tr>
<td>LTC2857</td>
<td>3.3</td>
<td>20 M</td>
<td>1</td>
<td>1</td>
<td>Full</td>
<td>Yes</td>
<td>±15</td>
<td>Type 2</td>
<td>Driver slew rate control</td>
<td>C, I</td>
<td>4 x 3, DFN-12, SSOP-16</td>
</tr>
</tbody>
</table>

#### RS232/RS485 Multiprotocol

<table>
<thead>
<tr>
<th>Part Number</th>
<th>Supply (V)</th>
<th>Max Data Rate (Bits)</th>
<th>#Dr</th>
<th>#Rec</th>
<th>Duplex</th>
<th>SHDN</th>
<th>ESD (kV)</th>
<th>Failsafe</th>
<th>Comments</th>
<th>Temp. Grade</th>
<th>Packages</th>
</tr>
</thead>
<tbody>
<tr>
<td>LTC2870</td>
<td>3 to 5.5</td>
<td>20 M/500 k</td>
<td>1</td>
<td>1</td>
<td>Both</td>
<td>Yes</td>
<td>±26</td>
<td>Type 2</td>
<td>Two RS232 transceivers</td>
<td>C, I</td>
<td>4 x 5, QFN-28, TSSOP-28</td>
</tr>
<tr>
<td>LTC2871</td>
<td>3 to 5.5</td>
<td>20 M/500 k</td>
<td>1</td>
<td>1</td>
<td>Both</td>
<td>Yes</td>
<td>±16</td>
<td>Type 2</td>
<td>Two RS232 transceivers</td>
<td>C, I</td>
<td>5 x 7, QFN-38, TSSOP-38</td>
</tr>
<tr>
<td>LTC2872</td>
<td>3 to 5.5</td>
<td>20 M/500 k</td>
<td>2</td>
<td>2</td>
<td>Both</td>
<td>Yes</td>
<td>±16</td>
<td>Type 2</td>
<td>Four RS232 transceivers</td>
<td>C, I</td>
<td>5 x 7, QFN-38</td>
</tr>
</tbody>
</table>

Type 1 = Open; Type 2 = Idle, Open, Short
Micron® Memory Makes It Easy to Design with Altera® FPGAs

Collaborating to develop and deliver the DRAM, NAND, and NOR solutions that accelerate our customers’ business

- Innovative technologies, from leading-edge to legacy, to meet a wide variety of customer needs
- Product reliability and compatibility that optimize customers’ time to market and design costs

For details, design guides, and power calculators, visit micron.com

<table>
<thead>
<tr>
<th>Micron DRAM</th>
<th>DDR3 SDRAM</th>
<th>DDR2 SDRAM</th>
<th>DDR SDRAM</th>
<th>RLDRAM® 3</th>
<th>RLDRAM® 2</th>
<th>LPDDR2</th>
</tr>
</thead>
<tbody>
<tr>
<td>Family</td>
<td>MT41</td>
<td>MT47</td>
<td>MT46</td>
<td>MT44</td>
<td>MT49</td>
<td>MT42</td>
</tr>
<tr>
<td>Voltage</td>
<td>1.35V, 1.5V</td>
<td>1.5V</td>
<td>2.5V</td>
<td>1.35V</td>
<td>1.8V</td>
<td>1.2V</td>
</tr>
<tr>
<td>Clock Rate</td>
<td>400–1066 MHz</td>
<td>200–533 MHz</td>
<td>166–200 MHz</td>
<td>800–1066 MHz</td>
<td>300–533 MHz</td>
<td>400 MHz</td>
</tr>
<tr>
<td>Width</td>
<td>x8, x16</td>
<td>x8, x16</td>
<td>x8, x16</td>
<td>x8, x16</td>
<td>x18, x36</td>
<td>x16, x32</td>
</tr>
<tr>
<td>Density</td>
<td>1Gb, 2Gb, 4Gb</td>
<td>1Gb, 2Gb</td>
<td>256Mb, 512Mb</td>
<td>576Mb, 1Gb</td>
<td>288Mb, 576Mb</td>
<td>512Mb, 2Gb, 4Gb</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Altera Stratix® FPGAs</th>
</tr>
</thead>
<tbody>
<tr>
<td>Stratix V (1)</td>
</tr>
<tr>
<td>2133 Mb/s</td>
</tr>
<tr>
<td>1066 Mb/s</td>
</tr>
<tr>
<td>533 Mb/s</td>
</tr>
<tr>
<td>1600 Mb/s</td>
</tr>
<tr>
<td>800 Mb/s</td>
</tr>
<tr>
<td>1066 Mb/s</td>
</tr>
<tr>
<td>533 Mb/s</td>
</tr>
<tr>
<td>1066 Mb/s</td>
</tr>
<tr>
<td>800 Mb/s</td>
</tr>
<tr>
<td>200 MHz</td>
</tr>
<tr>
<td>333 MHz</td>
</tr>
<tr>
<td>300 Mb/s</td>
</tr>
<tr>
<td>200 MHz</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Altera Arria® FPGAs</th>
</tr>
</thead>
<tbody>
<tr>
<td>Arria V (1)</td>
</tr>
<tr>
<td>1333 Mb/s</td>
</tr>
<tr>
<td>800 Mb/s</td>
</tr>
<tr>
<td>666 MHz</td>
</tr>
<tr>
<td>400 MHz</td>
</tr>
<tr>
<td>300 Mb/s</td>
</tr>
<tr>
<td>200 MHz</td>
</tr>
<tr>
<td>400 Mb/s</td>
</tr>
<tr>
<td>333 MHz</td>
</tr>
<tr>
<td>200 MHz</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Altera Cyclone® FPGAs</th>
</tr>
</thead>
<tbody>
<tr>
<td>Cyclone V (1)</td>
</tr>
<tr>
<td>800 Mb/s</td>
</tr>
<tr>
<td>800 Mb/s</td>
</tr>
<tr>
<td>400 MHz</td>
</tr>
<tr>
<td>400 Mb/s</td>
</tr>
<tr>
<td>333 Mb/s</td>
</tr>
<tr>
<td>200 MHz</td>
</tr>
<tr>
<td>167 MHz</td>
</tr>
<tr>
<td>167 MHz</td>
</tr>
<tr>
<td>200 Mb/s</td>
</tr>
<tr>
<td>150 Mb/s</td>
</tr>
<tr>
<td>167 MHz</td>
</tr>
<tr>
<td>150 MHz</td>
</tr>
<tr>
<td>167 MHz</td>
</tr>
</tbody>
</table>
Silicon Labs Clocks and Oscillators — Ideal for Altera FPGAs

- Used on all 28nm Altera development kits
- Clock generators generate any combination of output frequencies w/ low jitter: <1 ps rms
- Jitter cleaners generate any output frequency from any input frequency w/ ultra-low jitter: <0.3 ps rms
- Clock buffers provide low jitter, low skew differential/CMOS clock distribution
- I2C programmable XO/VCXOs provide any-frequency synthesis
- High PSRR minimizes impact of board-level noise on clock jitter
- Factory-customized clocks/oscillators available at no charge and with short <2 week lead times
  - Request a custom clock/oscillator: [www.silabs.com/custom-timing](http://www.silabs.com/custom-timing)
- Ideal for 10G/40G/100Gbe, OTN, wireless infrastructure, broadcast video, servers, storage, test/meas, mil/aero
- Visit [www.silabs.com/timing](http://www.silabs.com/timing) for more information

### Low Jitter XO/VCXOs

<table>
<thead>
<tr>
<th>Silicon Labs Device</th>
<th>Description</th>
<th>Clock In/Out</th>
<th>RMS Jitter</th>
<th>Control</th>
<th>Stratix Series</th>
<th>Cyclone Series</th>
<th>Arria Series</th>
</tr>
</thead>
<tbody>
<tr>
<td>SI57x</td>
<td>Any-frequency I2C prog. XO/VCXO</td>
<td>0/1</td>
<td>0.3 ps</td>
<td>I2C</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>SI53x/SI55x</td>
<td>Programmable XO/VCXO, 10MHz-1.4GHz</td>
<td>0/1</td>
<td>0.3 ps</td>
<td>Pin</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>SI51x</td>
<td>Programmable XO, 100kHz-250MHz</td>
<td>0/1</td>
<td>1.0 ps</td>
<td>Pin</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
</tbody>
</table>

### Low Jitter Clock Generators

<table>
<thead>
<tr>
<th>Silicon Labs Device</th>
<th>Description</th>
<th>Clock In/Out</th>
<th>RMS Jitter</th>
<th>Control</th>
<th>Stratix Series</th>
<th>Cyclone Series</th>
<th>Arria Series</th>
</tr>
</thead>
<tbody>
<tr>
<td>SI5338</td>
<td>Any-frequency LVPECL/LVDS/CMOS clk</td>
<td>1/4</td>
<td>1 ps</td>
<td>I2C</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>SI5335</td>
<td>Any-frequency LVPECL/LVDS/CMOS clk</td>
<td>1/4</td>
<td>1 ps</td>
<td>Pin</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>SI52147</td>
<td>PCIe Gen 1/2/3 clk</td>
<td>1/9</td>
<td>1 ps</td>
<td>I2C</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>SI5356</td>
<td>Any-frequency CMOS clk</td>
<td>1/8</td>
<td>2 ps</td>
<td>I2C</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>SI5355</td>
<td>Any-frequency CMOS clk</td>
<td>1/8</td>
<td>2 ps</td>
<td>Pin</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>SI5351</td>
<td>Any-frequency CMOS clk</td>
<td>2/8</td>
<td>3.5 ps</td>
<td>I2C</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>SI5350</td>
<td>Any-frequency CMOS clk</td>
<td>2/8</td>
<td>3.5 ps</td>
<td>Pin</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
</tbody>
</table>

### Low Jitter Clock Buffers/Level Translators

<table>
<thead>
<tr>
<th>Silicon Labs Device</th>
<th>Description</th>
<th>Clock In/Out</th>
<th>RMS Jitter</th>
<th>Control</th>
<th>Stratix Series</th>
<th>Cyclone Series</th>
<th>Arria Series</th>
</tr>
</thead>
<tbody>
<tr>
<td>SI5330A</td>
<td>Low jitter, low skew LVPECL clk buffer</td>
<td>1/4</td>
<td>0.15 ps</td>
<td>Pin</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>SI5330B</td>
<td>Low jitter, low skew LVDS clk buffer</td>
<td>1/4</td>
<td>0.15 ps</td>
<td>Pin</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>SI5330F</td>
<td>Low jitter, low skew CMOS clk buffer</td>
<td>1/8</td>
<td>0.15 ps</td>
<td>Pin</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>SI53159</td>
<td>PCIe Gen 1/2/3 HCSL clk buffer</td>
<td>1/9</td>
<td>1.0 ps</td>
<td>Pin</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
</tbody>
</table>

### Ultra Low Jitter Clock Generators / Jitter Cleaners

<table>
<thead>
<tr>
<th>Silicon Labs Device</th>
<th>Description</th>
<th>Clock In/Out</th>
<th>RMS Jitter</th>
<th>Control</th>
<th>Stratix Series</th>
<th>Cyclone Series</th>
<th>Arria Series</th>
</tr>
</thead>
<tbody>
<tr>
<td>SI5374</td>
<td>4-DSPLL any-frequency jitter cleaning clk</td>
<td>8/8</td>
<td>0.3 ps</td>
<td>I2C</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>SI5368</td>
<td>1-DSPLL any-frequency jitter cleaning clk</td>
<td>4/5</td>
<td>0.3 ps</td>
<td>I2C/SPI</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>SI5326</td>
<td>1-DSPLL any-frequency jitter cleaning clk</td>
<td>2/2</td>
<td>0.3 ps</td>
<td>I2C/SPI</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>SI5319</td>
<td>1-DSPLL any-frequency jitter cleaning clk</td>
<td>1/1</td>
<td>0.3 ps</td>
<td>I2C/SPI</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
</tbody>
</table>
INTERCONNECT STACKING SOLUTIONS

FPGA-BASED EVALUATION KITS & DEVELOPMENT BOARDS

Samtec has assisted in the development of many Semiconductor Application Designs with most major semiconductor companies. These designs are based on Samtec Q Strip® and Q Pairs® product families.

ALTERA HSMC (High Speed Mezzanine Card)

The Altera® HSMC defines the electrical and mechanical properties of a high speed mezzanine card interface. This specification standardizes the way mezzanine cards communicate and connect to host boards. By taking advantage of the high-performance I/O features in today’s FPGAs, manufacturers can build a single mezzanine card that interfaces to multiple host boards. They can also build a host board that can leverage many different, pre-built, mezzanine cards.

High Speed Mezzanine Card Connectors & Altera Development Kits

The HSMC connectors defined by the specification are based on the 0.5mm pitch Q Strip® (QSH/QTH Series) high speed board-to-board connectors from Samtec. Many Altera development kits feature host boards with the HSMC connectors. The host board connector is Samtec part number ASP-122953-01 (a modified QSH Series). The mezzanine card connector is Samtec part number ASP-122952-01 (a modified QTH Series).

These host boards are used by FPGA designers to prototype hardware designs. The benefit to customers is two-fold. First, a variety of mezzanine cards are being created by Altera and other hardware providers. Second, customers can create their own HSMC solutions and then interface those custom mezzanine cards to several different FPGA host boards. For a complete listing of Altera daughter cards to expand the functionality of other development platforms (including those utilizing the HSMC Specification) go to: www.altera.com/products/devkits/kit-daughter_boards.jsp

Altera Arria II GX FPGA Development Kit

Arria® II GX delivers a complete system-level design environment that includes Samtec’s Q Strip® connectors (QSH/QTH Series).

Host board connector is Samtec part number ASP-122953-01. Mezzanine card connector is Samtec part number ASP-122952-01.

Altera Stratix IV GX FPGA Development Kit

Stratix® IV GX features a -C2 (fast) speed grade production silicon device and includes Samtec Q Strip® connectors (QSH/QTH Series).

Host board connector is Samtec part number ASP-122953-01. Mezzanine card connector is Samtec part number ASP-122952-01.

For more information visit www.samtec.com/altera
Development boards not available through Samtec. For information on development boards and mezzanine cards by Altera® visit www.altera.com
The Future Is Integrated

How would you like to have it all in one? With Altera’s ARM-based Cyclone® V and Arria® V SoC FPGAs, you can have FPGA, DSP, and processor devices all in one integrated chip. Integration reduces your system power, system cost, and board size, while boosting your application performance. You can also quickly design software for your ARM-based SoC applications using standard ARM® development tools.

Quickly create your customized system, choosing from a broad range of Altera®, partner, and custom IP cores:

- Embedded processor
- Interface protocol
- Video processing
- Image processing
- DSP
- Memory controller

**Altera’s SoC FPGAs:**
User-Customizable ARM-Based SoC FPGAs

[www.altera.com/socfpga](http://www.altera.com/socfpga)