

# Diode Turn-On Time Induced Failures in Switching Regulators

Never Has So Much Trouble Been Had by So Many with So Few Terminals


by Jim Williams and David Beebe

*This article is excerpted from the Linear Technology Application Note AN122 with the same title.*

## Introduction

Most circuit designers are familiar with diode dynamic characteristics such as charge storage, voltage dependent capacitance and reverse recovery time. Less commonly acknowledged and manufacturer specified is diode forward turn-on time. This parameter describes the time required for a diode to turn on and clamp at its forward voltage drop. Historically, this extremely short time, units of nanoseconds, has been so small that user and vendor alike have essentially ignored it. It is rarely discussed and almost never specified. Recently, switching regulator clock rate and transition time have become faster, making diode turn-on time a critical issue. Increased clock rates are mandated to achieve smaller magnetics size; decreased transition times somewhat aid overall efficiency but are principally needed to minimize IC heat rise. At clock speeds beyond about 1MHz, transition time losses are the primary source of die heating.

A potential difficulty due to diode turn-on time is that the resultant




**Figure 1. Typical voltage step-up/step-down converters. Assumption is diode clamps switch pin voltage excursion to safe limits.**

transitory “overshoot” voltage across the diode, even when restricted to nanoseconds, can induce overvoltage stress, causing switching regulator IC failure. As such, careful testing is required to qualify a given diode for a particular application to insure reliability. This testing, which assumes low loss surrounding components and layout in the final application, measures turn-on overshoot voltage due to diode parasitics only. Improper


associated component selection and layout will contribute additional over-stress terms.

## Diode Turn-On Time Perspectives


Figure 1 shows typical step-up and step-down voltage converters. In both cases, the assumption is that the diode clamps switch pin voltage excursions to safe limits. In the step-up case, this limit is defined by the switch pins




**Figure 2. Diode forward turn-on time permits transient excursion above nominal diode clamp voltage, potentially exceeding IC breakdown limit.**



**Figure 3. Conceptual method tests diode turn-on time at 1A. Input step must have exceptionally fast, high fidelity transition.**



**Figure 4.** Detailed measurement scheme indicates necessary performance parameters for various elements. Subnanosecond rise time pulse generator, 1A, 2ns rise time amplifier and 1GHz oscilloscope are required.




**Figure 5.** Pulse amplifier includes paralleled, darlington driven RF transistor output stage. Collector voltage adjustment ("rise time trim") peaks Q4 to Q6  $F_T$ , input RC network optimizes output pulse purity. Low inductance layout is mandatory.

maximum allowable forward voltage. The step-down case limit is set by the switch pins maximum allowable reverse voltage.

Figure 2 indicates the diode requires a finite length of time to clamp at its forward voltage. This forward turn-on time permits transient excursions above the nominal diode clamp voltage, potentially exceeding the IC's breakdown limit. The turn-on time is typically measured in nanoseconds, making observation difficult. A further complication is that the turn-on overshoot occurs at the amplitude extreme of a pulse waveform, precluding high resolution amplitude measurement. These factors must be considered when designing a diode turn-on test method.

Figure 3 shows a conceptual method for testing diode turn-on time. Here, the test is performed at 1A although other currents could be used. A pulse

steps 1A into the diode under test via the 5Ω resistor. Turn-on time voltage excursion is measured directly at the diode under test. The figure



**Figure 6.** Pulse amplifier output into 5Ω. Rise time is 2ns with minimal pulse-top aberrations.







Figure 7. Complete diode forward turn-on time measurement arrangement includes subnanosecond rise time pulse generator, pulse amplifier,  $Z_0$  probe and 1GHz oscilloscope.




**Figure 8.** “Diode Number 1” overshoots steady state forward voltage for  $\approx 3.6\text{ns}$ , peaking 200mV.




**Figure 9.** “Diode Number 2” peaks  $\approx 750\text{mV}$  before settling in 6ns...  $> 2\times$  steady state forward voltage.



**Figure 10.** “Diode Number 3” peaks 1V above nominal 400mV VFWD, a  $2.5\times$  error.



**Figure 11.** “Diode Number 4” peaks  $\approx 750\text{mV}$  with lengthy (note horizontal  $2.5\times$  scale change) tailing towards VFWD value.



**Figure 12.** “Diode Number 5” peaks offscale with extended tailing (note horizontal slower scale compared to Figures 8 thru 10).

is deceptively simple in appearance. In particular, the current step must have an exceptionally fast, high-fidelity transition and faithful turn-on time determination requires substantial measurement bandwidth.

## Detailed Measurement Scheme

A more detailed measurement scheme appears in Figure 4. Necessary performance parameters for various elements are called out. A subnanosecond rise time pulse generator, 1A, 2ns rise time amplifier and a 1GHz oscilloscope are required. These specifications represent realistic operating conditions; other currents and rise times can be selected by altering appropriate parameters.


The pulse amplifier necessitates careful attention to circuit configuration and layout. Figure 5 shows the amplifier includes a paralleled, Darlington driven RF transistor output stage. The collector voltage adjustment ("rise time trim") peaks Q4 to Q6 FT; an input RC network optimizes output pulse purity by slightly retarding input pulse rise time to within amplifier passband. Paralleling allows Q4 to Q6

to operate at favorable individual currents, maintaining bandwidth. When the (mildly interactive) edge purity and rise time trims are optimized, Figure 6 indicates the amplifier produces a transcendently clean 2ns rise time output pulse devoid of ringing, alien components or post-transition excursions. Such performance makes diode turn-on time testing practical.<sup>1</sup>

Figure 7 depicts the complete diode forward turn-on time measurement arrangement. The pulse amplifier, driven by a sub-nanosecond pulse generator, drives the diode under test. A Z0 probe monitors the measurement point and feeds a 1GHz oscilloscope.<sup>2, 3, 4</sup>

## Diode Testing and Interpreting Results

The measurement test fixture, properly equipped and constructed, permits diode turn-on time testing with excellent time and amplitude resolution.<sup>5</sup> Figures 8 through 12 show results for five different diodes from various manufacturers. Figure 8 (Diode Number 1) overshoots steady state forward voltage for 3.6ns, peaking 200mV. This is the best performance of the five. Figures 9 through 12 show

increasing turn-on amplitude and time which are detailed in the figure captions. In the worst cases, turn-on amplitudes exceed nominal clamp voltage by more than 1V while turn-on times extend for tens of nanoseconds. Figure 12 culminates this unfortunate parade with huge time and amplitude errors. Such errant excursions can and will cause IC regulator breakdown and failure. The lesson here is clear. Diode turn-on time must be characterized and measured in any given application to insure reliability. 

### Notes

<sup>1</sup> An alternate pulse generation approach appears in Linear Technology Application Note 122, Appendix F, "Another Way to Do It."

<sup>2</sup> Z0 probes are described in Linear Technology Application Note 122 Appendix C, "About Z0 Probes." See also References 27 thru 34.

<sup>3</sup> The subnanosecond pulse generator requirement is not trivial. See Linear Technology Application Note 122 Appendix B, "Subnanosecond Rise Time Pulse Generators For The Rich and Poor."

<sup>4</sup> See Linear Technology Application Note 122 Appendix E, "Connections, Cables, Adapters, Attenuators, Probes and Picoseconds" for relevant commentary.

<sup>5</sup> See Linear Technology Application Note 122 Appendix A, "How Much Bandwidth is Enough?" for discussion on determining necessary measurement bandwidth.


*LTM8032, continued from page 33*

amount of ambient noise in the room. Figure 3 shows the noise spectrum in the chamber without any devices running. This can be used to determine the actual noise produced by the DUT.


Figure 4 shows the worst case LTM8032 emissions plot, which occurs at maximum power out, 10V at

2A, from the maximum input voltage, 36V. There are two traces in the plot, one for the vertical and horizontal orientations of the test lab's receiver antenna. As shown in the figure, the LTM8032 easily meets the CISPR 22 class B limits, with 20db of margin for most of the frequency spectrum, with either antenna orientation.


## Conclusion

The LTM8032 switching step-down regulator is both easy to use and quiet, meeting the radiated emissions requirements of CISPR22 and EN55022 class B by a wide margin. 

Authors can be contacted  
at (408) 432-1900



**Figure 3. The baseline measurement of ambient noise in the 5-meter chamber (no devices operating)**



**Figure 4. The LTM8032 emissions for 20W out, 36VIN**