


1. Project Drawing Numbers:	
Raw PCB	100-0320202-D1
Gerber Files	110-0320202-D1
PCB Design Files	120-0320202-D1
Assembly Drawing	130-0320202-D1
Fab Drawing	140-0320202-D1
Schematic Drawing	150-0320202-D1
PCB Film	160-0320202-D1
Bill of Materials	170-0320202-D1
Schematic Design Files	180-0320202-D1
Functional Specification	210-0320202-D1
PCB Layout Guidelines	220-0320202-D1
Assembly Rework	320-0320202-D1

2. 1148 Parts, 88 Library Parts, 1306 Nets, 6595 Pins

[illegible]

PAGE	DESCRIPTION	PAGE	DESCRIPTION
1	Title, Notes, Block Diagram, Rev. History	30	Power 5 - Linear Regulator
2	FPGA Package Top	31	Power 6 - Power & Temp Monitor
3	PCI Express Edge Connector	32	Power 7 - Stratix V GX Power
4	Stratix V GX Bank 3	33	Power 8 - Stratix V GX GND
5	Stratix V GX Bank 4	34	Decoupling
6	Stratix V GX Bank 7		
7	Stratix V GX Bank 8		
8	Stratix V GX Transceiver Banks		
9	Stratix V GX Clocks		
10	PLL		
11	Stratix V GX Configuration		
12	JTAG		
13	DDR3 - Part 1 of 2		
14	DDR3 - Part 2 of 2		
15	QDR II+ SRAM		
16	RLDRAM II CIO		
17	Flash		
18	5M2210 System Controller		
19	QSFP Interface		
20	Display Port (x4)		
21	SDI TX Cable Driver & SMB		
22	HSMC Port A & Port B		
23	Ethernet PHY & RJ-45		
24	User I/O (LEDs, Buttons, Switches, LCD)		
25	On-Board USB Blaster II		
26	Power 1 - DC Input, 12V, 3.3V		
27	Power 2 - 0.90V		
28	Power 3 - 5V, 1.5V, 1.8V, 3.3V		
29	Power 4 - 1.0V_GXB, 1.5V_FPGA		



Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121			
<b>Title    Stratix V GX FPGA Development Kit Board</b> <b>Copyright (c) 2011, Altera Corporation. All Rights Reserved.</b>			
Size B	Document Number 150-0320202-D1      (6XX-44143R)		Rev D1.1
Date:	Monday, June 03, 2013	Sheet    1      of    34	



# FPGA Package Top View

**BANK 7B** VCCIO = 2.5V  
HSMA, QSFP CTL, DisplayPort CTL

**BANK 7A** VCCIO = 2.5V default/Variable

**BANK 7C** HSMB, USER IO

**BANK 7D**

Top View - Flip Chip

Stratix V - 5SGXEA7K2F40C2ES

**BANK 8A**

**BANK 8B** VCCIO = 1.5V

**BANK 8C** DDR3, Embedded USB Blaster II

**BANK 8D**

**XCVR BANK QR2**

HSMC Port B x2 (of 4 XCVRS)  
DisplayPort (x4)

**XCVR BANKS QR0, QR1**

HSMC Port A x8  
HSMC Port B x2 (of 4 XCVRS)

**XCVR BANK QR3**

QSFP  
SDI

**XCVR BANKS QR0, QR2**

PCI Express x8

**BANK 4B** VCCIO = 2.5V  
HSMA, USER IO

**BANK 4A** FLASH, USER IO VCCIO = 1.8V

**BANK 4C** QDR II+, FLASH VCCIO = 1.8V

**BANK 4D**

**BANK 3A** VCCIO = 2.5V

**BANK 3B** CONFIG, ENET, USER IO

**BANK 3C** VCCIO = 1.8V




**BANK 3D** RLDRAM II, FLASH




Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121			
Title <b>Stratix V GX FPGA Development Kit Board</b>			
Copyright (c) 2011, Altera Corporation. All Rights Reserved.			
Size B	Document Number 150-0320202-D1	Rev D1.1	
Date: Monday, June 03, 2013	Sheet 2	of 34	




# PCI Express Edge Connector



# Stratix V Bank 3




## FLASH & MAX BUS INTERFACE




## LCD & USER I/O INTERFACES




## ETHERNET INTERFACE



## HSMC INTERFACE




## PCIE INTERFACE




## SDI INTERFACE



## RLDRAM II INTERFACE





## QSFP INTERFACE




Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121			
Title <b>Stratix V GX FPGA Development Kit Board</b>			
Copyright (c) 2011, Altera Corporation. All Rights Reserved.			
Size	Document Number	Rev	
B	150-0320202-D1 (6XX-44143R)	D1.1	
Date:	Monday, June 03, 2013	Sheet	4 of 34


Stratix V Bank 4




QDRII INTERFACE





FLASH INTERFACE



LCD & USER I/O INTERFACES



HSMC INTERFACE




Si571 VCXO




Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121			
Title <b>Stratix V GX FPGA Development Kit Board</b>			
Copyright (c) 2011, Altera Corporation. All Rights Reserved.			
Size B	Document Number <b>150-0320202-D1</b>	Rev <b>D1.1</b>	(6XX-44143R)
Date: Monday, June 03, 2013	Sheet 5	of 34	



# Stratix V Bank 7




# Stratix V Bank 8




In order to operate DDR3 at 1066MHz Altera requires all DDR3 address and command signals to be in the same sub-bank. With the current DDR3 pin out this board only supports DDR3 up to 800MHz. In order to support DDR3 at 1066MHz in the future DDR3\_RASn would need to move to sub-bank 8B, pin U15.D30.


## DDR3 x72 INTERFACE



## MAX V CONTROL




## STRATIX V USB INTERFACE



Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121			
Title <b>Stratix V GX FPGA Development Kit Board</b>			
Copyright (c) 2011, Altera Corporation. All Rights Reserved.			
Size	Document Number	Rev	
B	150-0320202-D1 (6XX-44143R)	D1.1	
Date:	Monday, June 03, 2013	Sheet	7 of 34

# Stratix V GX Transceivers and Power





# Stratix V GX Clocks

HSMA CLK IN P1	R202	100.1%	HSMA CLK IN N1
HSMA CLK IN P2	R196	100.1%	HSMA CLK IN N2
HSMB CLK IN P1	R224	100.1%	HSMB CLK IN N1
HSMB CLK IN P2	R223	100.1%	HSMB CLK IN N2
CLKINBOT P1	R225	100.1%	CLKINBOT N1
CLKINTOP P0	R261	100.1%	CLKINTOP N0
CLKINTOP P1	R286	100.1%	CLKINTOP N1
CLKINBOT P0	R253	100.1%	CLKINBOT N0

CLK 125 P	AV29
CLK 125 N	AW29
USB CLK	AV28
SDI CLK148 UP	AW28
HSMB CLK IN0	AF29
USER LED R1	AG30
HSMA CLK IN0	AG28
USER LED R0	AH28

CLKINBOT P0	AH22
CLKINBOT N0	AJ22
RLDC BA2	AK23
USER LED R6	AL23

USER LED R2	AL7
USER LED R4	AM7
CLKIN 50	AN6
FLASH RDYBSYn1	AN7
HSMA CLK IN P1	AR8
HSMA CLK IN N1	AT8
USER LED R7	AV7
USER LED R5	AW7

CLKINBOT P1	AF17
CLKINBOT N1	AG17
FM A23	AE17
FM A22	AE16

HSMA CLK IN P2	G7
HSMA CLK IN N2	G6
	L6
USER PB1	K6
USER PB0	A7
	D7
USER PB2	C7

HSMB CLK IN P2	P16
HSMB CLK IN N2	N16
HSMB CLK IN P1	U15
HSMB CLK IN N1	T16

MAX5 CLK	E34
	D34
	D33
	C33
CLKINTOP P1	N32
CLKINTOP N1	M32
	R32
	P32

CLKINTOP P0	J23
CLKINTOP N0	J24
	M23
	L23

U151

## Stratix V GX Clocks

### Bank 3B VCCIO = 2.5V

CLK0P/DQS8B/DIFFIO_RX_B22P	FPLL_BL_CLKOUTP/DQ9B/DIFFIO_TX_B25P
CLK0N/DQSN8B/DIFFIO_RX_B22N	FPLL_BL_CLKOUTN/DQ9B/DIFFIO_TX_B25N
CLK1P/DQ8B/DIFFIO_RX_B24P	FPLL_BL_FB/CLKOUTP/DQS9B/DIFFIO_RX_B26P
CLK1N/DQ8B/DIFFIO_RX_B24N	FPLL_BL_FB/CLKOUTN/DQS9B/DIFFIO_RX_B26N
CLK2P/DQS10B/DIFFIO_RX_B28P	
CLK2N/DQSN10B/DIFFIO_RX_B28N	
CLK3P/DQ10B/DIFFIO_RX_B30P	
CLK3N/DQ10B/DIFFIO_RX_B30N	

AD30	QSFP_SCL
AE30	QSFP_RSTn
AB30	SDI_RX_BYPASS
AC30	QSFP_SDA

### Bank 3D VCCIO = 1.8V

CLK4P/DQS26B/DIFFIO_RX_B76P	
CLK4N/DQSN26B/DIFFIO_RX_B76N	
CLK5P/DQ26B/DIFFIO_RX_B78P	
CLK5N/DQ26B/DIFFIO_RX_B78N	

### Bank 4A VCCIO = 1.8V

CLK8P/DQS70B/DIFFIO_RX_B208P	FPLL_BR_CLKOUTP/DQ68B/DIFFIO_TX_B203P
CLK8N/DQSN70B/DIFFIO_RX_B208N	FPLL_BR_CLKOUTN/DQ68B/DIFFIO_TX_B203N
CLK9P/DQS69B/DIFFIO_RX_B206P	FPLL_BR_FB/CLKOUTP/DQ68B/DIFFIO_RX_B204P
CLK9N/DQSN69B/DIFFIO_RX_B206N	FPLL_BR_FB/CLKOUTN/DQ68B/DIFFIO_RX_B204N
CLK10P/DQS68B/DIFFIO_RX_B202P	
CLK10N/DQSN68B/DIFFIO_RX_B202N	
CLK11P/DQS67B/DIFFIO_RX_B200P	
CLK11N/DQSN67B/DIFFIO_RX_B200N	

AT6	FM A19
AU6	FM A18
AP7	FLASH_ADVn
AR7	USER_LED_G6

### Bank 4D VCCIO = 1.8V

CLK6P/DQS48B/DIFFIO_RX_B142P	FPLL_BC_CLKOUTP/DQ47B/DIFFIO_TX_B139P
CLK6N/DQSN48B/DIFFIO_RX_B142N	FPLL_BC_CLKOUTN/DQ47B/DIFFIO_TX_B139N
CLK7P/DQ48B/DIFFIO_RX_B144P	FPLL_BC_FB/CLKOUTP/DQS47B/DIFFIO_RX_B140P
CLK7N/DQ48B/DIFFIO_RX_B144N	FPLL_BC_FB/CLKOUTN/DQSN47B/DIFFIO_RX_B140N

AH16	FM A24
AJ17	FM A26
AK17	FM A21
AL17	FM A20

### Bank 7A VCCIO = HSMB VARIABLE

CLK12P/DQS1T/DIFFIO_RX_T3P	FPLL_TR_FB/CLKOUTP/DQ3T/DIFFIO_RX_T7P
CLK12N/DQSN1T/DIFFIO_RX_T3N	FPLL_TR_FB/CLKOUTN/DQ3T/DIFFIO_RX_T7N
CLK13P/DQS2T/DIFFIO_RX_T5P	FPLL_TR_CLKOUTP/DQ3T/DIFFIO_TX_T8P
CLK13N/DQSN2T/DIFFIO_RX_T5N	FPLL_TR_CLKOUTN/DQ3T/DIFFIO_TX_T8N
CLK14P/DQS3T/DIFFIO_RX_T9P	
CLK14N/DQSN3T/DIFFIO_RX_T9N	
CLK15P/DQS4T/DIFFIO_RX_T11P	
CLK15N/DQSN4T/DIFFIO_RX_T11N	

A3	✗
A4	✗
A6	✗
A8	✗
A5	✗

### Bank 7D VCCIO = HSMB VARIABLE

CLK18P/DQS23T/DIFFIO_RX_T69P	FPLL_TC_FB/CLKOUTP/DQS24T/DIFFIO_RX_T71P
CLK18N/DQSN23T/DIFFIO_RX_T69N	FPLL_TC_FB/CLKOUTN/DQSN24T/DIFFIO_RX_T71N
CLK19P/DQ23T/DIFFIO_RX_T67P	FPLL_TC_CLKOUTP/DQ24T/DIFFIO_TX_T72P
CLK19N/DQ23T/DIFFIO_RX_T67N	FPLL_TC_CLKOUTN/DQ24T/DIFFIO_TX_T72N

J16	✗
J17	✗
L16	✗
K16	✗

HSMB\_CLK\_OUT0

### Bank 8A VCCIO = 1.5V

CLK20P/DQS67T/DIFFIO_RX_T201P	FPLL_TL_FB/CLKOUTP/DQS66T/DIFFIO_RX_T197P
CLK20N/DQSN67T/DIFFIO_RX_T201N	FPLL_TL_FB/CLKOUTN/DQSN66T/DIFFIO_RX_T197N
CLK21P/DQ67T/DIFFIO_RX_T199P	FPLL_TL_CLKOUTP/DQ66T/DIFFIO_TX_T198P
CLK21N/DQ67T/DIFFIO_RX_T199N	FPLL_TL_CLKOUTN/DQ66T/DIFFIO_TX_T198N
CLK22P/DQS65T/DIFFIO_RX_T195P	
CLK22N/DQSN65T/DIFFIO_RX_T195N	
CLK23P/DQ65T/DIFFIO_RX_T193P	
CLK23N/DQ65T/DIFFIO_RX_T193N	

L33	✗
L34	✗
P34	✗
N34	✗

USB\_EMPTY

USB\_FULL

### Bank 8D VCCIO = 1.5V

CLK16P/DQS45T/DIFFIO_RX_T135P	
CLK16N/DQSN45T/DIFFIO_RX_T135N	
CLK17P/DQ45T/DIFFIO_RX_T133P	
CLK17N/DQ45T/DIFFIO_RX_T133N	

5SGXA7KF40

Version = 1.0 Pin-out

## STRATIX V CLOCKS

CLKINTOP_P[1:0]	CLKINTOP_P[1:0]	10
CLKINTOP_N[1:0]	CLKINTOP_N[1:0]	10
CLKINBOT_P[1:0]	CLKINBOT_P[1:0]	10
CLKINBOT_N[1:0]	CLKINBOT_N[1:0]	10
CLKIN_50	CLKIN_50	10,18
CLK_125_P	CLK_125_P	10
CLK_125_N	CLK_125_N	10
SDI_CLK148_UP	SDI_CLK148_UP	10

## STRATIX V USB INTERFACE

USB_CLK	USB_CLK	18,25
USB_FULL	USB_FULL	25
USB_EMPTY	USB_EMPTY	25

## HSMC INTERFACE

HSMA_CLK_IN_P[2:1]	22
HSMA_CLK_IN_N[2:1]	22
HSMB_CLK_IN_P[2:1]	22
HSMB_CLK_IN_N[2:1]	22
HSMA_CLK_IN0	22
HSMB_CLK_IN0	22
HSMB_CLK_OUT0	22

## QSFP INTERFACE

QSFP_RSTn	QSFP_RSTn	19
QSFP_SCL	QSFP_SCL	19
QSFP_SDA	QSFP_SDA	19

## FLASH INTERFACE

FLASH_ADVn	17,18
FLASH_RDYBSYn1	17,18
FM_A[26:0]	17,18,4,5

## MAX V CONTROL

MAX5_CLK	18
USER_PB[2:0]	24

## LCD & USER I/O INTERFACES

USER_LED_R[7:0]	24,4
USER_LED_G[7:0]	11,24,4,5,6

## SDI INTERFACES

SDI_RX_BYPASS	SDI_RX_BYPASS	18,21
---------------	---------------	-------

## RLDRAM II INTERFACE

RLDC_BA[2:0]	RLDC_BA[2:0]	16,4
--------------	--------------	------


Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121

Title **Stratix V GX FPGA Development Kit Board**

Copyright (c) 2011, Altera Corporation. All Rights Reserved.


Size B	Document Number <b>150-0320202-D1</b>	Rev <b>D1.1</b>
-----------	--	--------------------

Date: Monday, June 03, 2013 Sheet 9 of 34





# Stratix V GX Configuration





**USER I/O INTERFACES**  
USER\_LED\_G[7:0] 24,4,5,6,9




Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121			
Title <b>Stratix V GX FPGA Development Kit Board</b>			
Copyright (c) 2011, Altera Corporation. All Rights Reserved.			
Size B	Document Number 150-0320202-D1	Rev D1.1	
Date: Monday, June 03, 2013	Sheet 11 of 34		


# JTAG



## USB Blaster Programming Header (uses JTAG mode only)



Populate R117 if you would like to Master the JTAG chain through HSMC Port A or HSMC Port B.




## TS5A23157 Switch Functions

When Pins 1 & 5 are:

LOW --> NC to/from COM = ON and NO to/from COM = OFF


HIGH --> NC to/from COM = OFF and NO to/from COM = ON

Logic 0 = pin 10 <--> pin 9 (5M2210 Bypass)  
Logic 1 = pin 10 <--> pin 2 (5M2210 Enable)




Logic 0 = pin 6 <--> pin 7 (5M2210 Bypass)  
Logic 1 = pin 6 <--> pin 4 (5M2210 Enable)

Logic 0 = pin 10 <--> pin 9 (HSMC Bypass)  
Logic 1 = pin 10 <--> pin 2 (HSMC Enable)



Logic 0 = pin 6 <--> pin 7 (HSMC Bypass)  
Logic 1 = pin 6 <--> pin 4 (HSMC Enable)

Logic 0 = pin 10 <--> pin 9 (HSMC Bypass)  
Logic 1 = pin 10 <--> pin 2 (HSMC Enable)




Logic 0 = pin 6 <--> pin 7 (HSMC Bypass)  
Logic 1 = pin 6 <--> pin 4 (HSMC Enable)







# 512MB DDR3 (x72 devices) - Part 1 of 2





1152MB DDR3- Part 2 of 2







# QDRII+

Altera recommends to use external termination for QDRII/+ address and command signals. In this case external termination was not used, because simulations showed that with the short trace length and a point to point connection the external termination was not necessary. As a result since there is limited board space external termination is not used.




Place Near QDRII+



Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121			
Title <b>Stratix V GX FPGA Development Kit Board</b>			
Copyright (c) 2011, Altera Corporation. All Rights Reserved.			
Size B	Document Number 150-0320202-D1	Rev D1.1	
Date: Monday, June 03, 2013	Sheet 15	of 34	


# RLDRAM II, CIO

## RLDRAM II INTERFACE




Altera recommends to use external termination for RLDRAM II address and command signals. In this case external termination was not used, because simulations showed that with the short trace length and a point to point connection the external termination was not necessary. As a result since there is limited board space external termination is not used.

On-die termination (ODT) is enabled by setting A9 to "1" during an MRS command.



PLACE THESE CAPACITORS AS CLOSE AS POSSIBLE TO THE RLDRAM II





PLACE THESE RESISTORS AS CLOSE AS POSSIBLE TO THE RLDRAM II




## HSTL1

### BYPASS CAPS FOR RLDRAM II CIO




### Output Impedance

Setting	RLDC_ZQ
MAX Drive	1.8V
60 Ohms	301 Ohm to GND
50 Ohms	250 Ohm to GND



# FLASH



- When using a single x16 flash device a word consists of 16 data bits so addressing starts with FM\_A1 mapped to address bit 1 in software.
- When using dual x16 flash devices for an equivalent x32 (x16||x16) flash device a word consists of 32 data bits so addressing starts with FM\_A1 mapped to address bit 2 in software.



Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121			
Title <b>Stratix V GX FPGA Development Kit Board</b>			
Copyright (c) 2011, Altera Corporation. All Rights Reserved.			
Size B	Document Number 150-0320202-D1	(6XX-44143R)	Rev D1.1
Date: Monday, June 03, 2013	Sheet 17 of 34		



# 5M2210 System Controller

U4A

MAX V  
BANK1

FPGA CONFIG D0	D3	DIFFIO_L1P	DIFFIO_L13P	J4	FPGA nSTATUS
FPGA CONFIG D1	C2	DIFFIO_L1N	DIFFIO_L13N	K1	FPGA CONF DONE
FPGA CONFIG D2	C3	DIFFIO_L2P	DIFFIO_L14P	J3	FPGA DCLK
FPGA CONFIG D3	E3	DIFFIO_L2N	DIFFIO_L14N	K2	FPGA CONFIG D24
FPGA CONFIG D4	D2	DIFFIO_L3P	DIFFIO_L15P	K5	FPGA CONFIG D25
FPGA CONFIG D5	E4	DIFFIO_L3N	DIFFIO_L15N	L1	FPGA CONFIG D26
FPGA CONFIG D6	D1	DIFFIO_L4P	DIFFIO_L16P	L2	FPGA CONFIG D27
FPGA CONFIG D7	E5	DIFFIO_L4N	DIFFIO_L16N	K3	FPGA CONFIG D28

FPGA CONFIG D8	F3	DIFFIO_L5P	DIFFIO_L17P	M1	EXTRA SIG0
FPGA CONFIG D9	E1	DIFFIO_L5N	DIFFIO_L17N	M2	FPGA CONFIG D29
FPGA CONFIG D10	F4	DIFFIO_L6P	DIFFIO_L18P	L4	FPGA CONFIG D30
FPGA CONFIG D11	F2	DIFFIO_L6N	DIFFIO_L18N	L3	FPGA CONFIG D31
FPGA CONFIG D12	F1	DIFFIO_L7P	DIFFIO_L19P	N1	FPGA nCONFIG
FPGA CONFIG D13	F6	DIFFIO_L7N	DIFFIO_L19N	M4	VCCINT_SCL
FPGA CONFIG D14	G2	DIFFIO_L8P	DIFFIO_L20P	N2	VCCINT_SDA
FPGA CONFIG D15	G3	DIFFIO_L8N	DIFFIO_L20N	M3	VCCINT_SDA

FPGA CONFIG D16	G1	DIFFIO_L9P	DIFFIO_L21P	N3	FPGA CvP CONFDONE
FPGA CONFIG D17	G4	DIFFIO_L9N	DIFFIO_L21N	P2	FPGA PR ERROR
FPGA CONFIG D18	H2	DIFFIO_L10P	DIFFIO_L21N	E2	FPGA PR READY
FPGA CONFIG D19	G5	DIFFIO_L10N	DIFFIO_L21N	F5	FPGA PR REQUEST
FPGA CONFIG D20	H3	DIFFIO_L11P	IOB1_1	H1	FPGA PR DONE
FPGA CONFIG D21	J1	DIFFIO_L11N	IOB1_2	K4	
FPGA CONFIG D23	H4	DIFFIO_L12P	IOB1_3	L5	
FPGA CONFIG D22	J2	DIFFIO_L12N	IOB1_4		

USB_CLK	H5	IOB1/CLK0	TCK	P3	JTAG TCK
CLK CONFIG	J5	IOB1/CLK1	TDI	L6	JTAG 5M2210 TDI
			TDO	M5	JTAG 5M2210 TDO
			TMS	N4	5M2210 JTAG TMS

5M2210ZF256

U4B

MAX V  
BANK2

SI571_EN	D4	DIFFIO_T1P	DIFFIO_T13P	E10	
	B1	DIFFIO_T1N	DIFFIO_T13N	A11	
	C5	DIFFIO_T2P	DIFFIO_T14P	B11	
	C4	DIFFIO_T2N	DIFFIO_T14N	A12	
	B4	DIFFIO_T3P	DIFFIO_T15P	E11	MAX CONF DONE
	D6	DIFFIO_T3N	DIFFIO_T15N	B12	
TSENSE ALERTn	E6	DIFFIO_T4P	DIFFIO_T16P	C11	
	B5	DIFFIO_T4N	DIFFIO_T16N	B13	PGM_SEL

SENSE SCK	A5	DIFFIO_T5P	DIFFIO_T17P	D12	PGM CONFIG
SENSE SDI	D7	DIFFIO_T5N	DIFFIO_T17N	B14	PGM LED0
SENSE SDO	B6	DIFFIO_T6P	DIFFIO_T18P	C13	PGM LED1
SENSE CS0n	E7	DIFFIO_T6N	DIFFIO_T18N	B16	PGM LED2
OVERTEMPn	C8	DIFFIO_T7P			
OVERTEMP	B7	DIFFIO_T7N			
SENSE SMB_CLK	D8	DIFFIO_T8P			
SENSE SMB_DATA	A7	DIFFIO_T8N			

HSMA PRSNTn	B8	DIFFIO_T9P	IOB2_6	A13	CLK_SEL
HSMB PRSNTn	A8	DIFFIO_T9N	IOB2_7	A15	CLK_ENABLE
	A9	DIFFIO_T10P	IOB2_8	A2	FACTORY_LOAD
CLK50_EN	E9	DIFFIO_T10N	IOB2_9	A4	MAX_ERROR
CLK125_EN	B9	DIFFIO_T11P	IOB2_10	A6	MAX_LOAD
CLOCK_SDA	D9	DIFFIO_T11N	IOB2_11	B10	MSEL0
SI570_EN	A10	DIFFIO_T12P	IOB2_12	B3	MSEL1
CLOCK_SCL	C9	DIFFIO_T12N	IOB2_13	C10	MSEL2

			IOB2_14	C12	MSEL3
			IOB2_15	C6	MSEL4
			IOB2_16	C7	PCIE JTAG_EN
			IOB2_17	D10	CPU RESETn
			IOB2_18	D11	SDI TX_EN
			IOB2_19	D5	SDI RX BYPASS
			IOB2_20	E8	SDI RX_EN

5M2210ZF256

U4D

MAX V  
BANK4

FM D28	R1	DIFFIO_B1P	DIFFIO_B14P	M10	MAX5_OEn
FM D29	P4	DIFFIO_B1N	DIFFIO_B14N	R10	MAX5_CSn
FM A25	T2	DIFFIO_B2P	DIFFIO_B15P	N10	MAX5_WEn
FM A24	P5	DIFFIO_B2N	DIFFIO_B15N	T11	MAX5_CLK
FM A23	R3	DIFFIO_B3P	DIFFIO_B16P	P10	MAX5_BEn0
FM D30	N5	DIFFIO_B3N	DIFFIO_B16N	R11	MAX5_BEn1
FM D31	P6	DIFFIO_B4P	DIFFIO_B17P	T12	MAX5_BEn2
FLASH_WEn	N6	DIFFIO_B4N	DIFFIO_B17N	N11	MAX5_BEn3

FLASH_CEn0	R5	DIFFIO_B5P	DIFFIO_B19P	T13	EXTRA_SIG1
FLASH_OEn	M6	DIFFIO_B5N	DIFFIO_B19N	R13	
FLASH_RDYBSYn0	T5	DIFFIO_B6P	DIFFIO_B18P	R12	SECURITY_MODE
FLASH_RESETn	P7	DIFFIO_B6N	DIFFIO_B18N	P11	M570_CLOCK
FLASH_CLK	R6	DIFFIO_B7P	DIFFIO_B20P	N12	FACTORY_STATUS
FLASH_ADVn	N7	DIFFIO_B7N	DIFFIO_B20N	R14	FACTORY_REQUEST
FLASH_CEn1	M7	DIFFIO_B8P	DIFFIO_B21P	P12	M570_PCIE_JTAG_EN
FLASH_RDYBSYn1	R7	DIFFIO_B8N	DIFFIO_B21N	T15	EXTRA_SIG2

USB_CFG2	P8	DIFFIO_B9P	DIFFIO_B22P	R16	
USB_CFG3	T7	DIFFIO_B9N	DIFFIO_B22N	P13	
USB_CFG4	N8	DIFFIO_B10P	IOB4_28	M11	
USB_CFG5	R8	DIFFIO_B10N	IOB4_29	M12	
USB_CFG6	T8	DIFFIO_B11P	IOB4_30	N9	
USB_CFG7	T9	DIFFIO_B11N	IOB4_31	R4	USB_CFG0
USB_CFG8	R9	DIFFIO_B12P	IOB4_32	T10	USB_CFG11
USB_CFG9	P9	DIFFIO_B12N	IOB4_33	T4	USB_CFG1

MAX_RESETn	M9	DIFFIO_B13N/DEV_CLRn			
USB_CFG10	M8	DIFFIO_B13P/DEV_OE			

5M2210ZF256

FPGA_CONFIG_D[31:0]	11
FPGA_nSTATUS	11
FPGA_CONF_DONE	11
FPGA_DCLK	11,17
FPGA_nCONFIG	11

FPGA_PR_DONE	11
FPGA_PR_REQUEST	11
FPGA_PR_READY	11
FPGA_PR_ERROR	11
FPGA_CvP_CONFDONE	11

SENSE_SDO	31
SENSE_SDI	31
SENSE_SCK	31
SENSE_CS0n	31

TSENSE_ALERTn	31
OVERTEMPn	24,31
OVERTEMP	31
SENSE_SMB_CLK	31
SENSE_SMB_DATA	31

SDI_TX_EN	21,4
SDI_RX_BYPASS	21,9
SDI_RX_EN	11,21

VCCINT_SCL	27
VCCINT_SDA	27

FM_D[31:0]	17,4
FM_A[26:0]	17,4,5,9

FLASH_WEn	17,5
FLASH_CEn0	17,5
FLASH_OEn	17,5
FLASH_RDYBSYn0	17,5
FLASH_RDYBSYn1	17,9
FLASH_RESETn	17,5
FLASH_CLK	17,5
FLASH_ADVn	17,9

CLK125_EN	10
CLK50_EN	10
SI570_EN	10
SI571_EN	10
CLOCK_SDA	10
CLOCK_SCL	10

MSEL0	11
MSEL1	11
MSEL2	11
MSEL3	11
MSEL4	11

MAX5_BEn[3:0]	7
---------------	---

MAX5_OEn	7
MAX5_CSn	7
MAX5_WEn	7
MAX5_CLK	9

HSMA_PRSNTn	22,24,5
HSMB_PRSNTn	22,24,5

CPU_RESETn	11,24
CLKIN_50	10,9

## ON-BOARD USB BLASTER II

USB_CFG[11:0]	USB_CFG[11:0]	25
---------------	---------------	----

EXTRA_SIG[2:0]	EXTRA_SIG[2:0]	25
----------------	----------------	----

USB_CLK	25,9
PCIE_JTAG_EN	12
M570_PCIE_JTAG_EN	25
M570_CLOCK	25
FACTORY_STATUS	25
FACTORY_REQUEST	25

## MAXV DIPSWITCH

CLK_SEL	10,24
CLK_ENABLE	24
FACTORY_LOAD	24
SECURITY_MODE	24

## PUSH BUTTON INTERFACE

PGM_SEL	PGM_SEL	24
PGM_CONFIG	PGM_CONFIG	24
MAX_RESETn	MAX_RESETn	24

## LED INTERFACE

PGM_LED[2:0]	PGM_LED[2:0]	24
MAX_ERROR	MAX_ERROR	24
MAX_LOAD	MAX_LOAD	24
MAX_CONF_DONE	MAX_CONF_DONE	24

U4C

MAX V  
BANK3





FM A0	E14	DIFFIO_R1P	DIFFIO_R13P	J14	FM D0
FM A1	C14	DIFFIO_R1N	DIFFIO_R13N	J15	FM D1
FM A2	C15	DIFFIO_R2P	DIFFIO_R14P	K16	FM D2
FM A3	E13	DIFFIO_R2N	DIFFIO_R14N	K13	FM D3
FM A4	E12	DIFFIO_R3P	DIFFIO_R15P	K15	FM D4
FM A5	D15	DIFFIO_R3N	DIFFIO_R15N	K14	FM D5
FM A6	F14	DIFFIO_R4P	DIFFIO_R16P	L16	FM D6
FM A7	D16	DIFFIO_R4N	DIFFIO_R16N	L11	FM D7

FM A8	F13	DIFFIO_R5P	DIFFIO_R17P	L15	FM D8
FM A9	E15	DIFFIO_R5N	DIFFIO_R17N	L12	FM D9
FM A10	E16	DIFFIO_R6P	DIFFIO_R18P	M16	FM D10
FM A11	F15	DIFFIO_R6N	DIFFIO_R18N	L13	FM D11
FM A12	G14	DIFFIO_R7P	DIFFIO_R19P	M15	FM D12
FM A13	F16	DIFFIO_R7N	DIFFIO_R19N	L14	FM D13
FM A14	G13	DIFFIO_R8P	DIFFIO_R20P	N16	FM D14
FM A15	G15	DIFFIO_R8N	DIFFIO_R20N	M13	FM D15

FM A16	G12	DIFFIO_R9P	DIFFIO_R21P	N15	FM D16
FM A17	G16	DIFFIO_R9N	DIFFIO_R21N	N14	FM D17
FM A18	H14	DIFFIO_R10P	DIFFIO_R22P	P15	FM D18
FM A19	H15	DIFFIO_R10N	DIFFIO_R22N	P14	FM D19
FM A20	H13	DIFFIO_R11P			
FM A21	H16	DIFFIO_R11N	IOB3_21	D13	FM D20
FM A22	J13	DIFFIO_R12P	IOB3_22	D14	FM D21
FM D23	J16	DIFFIO_R12N	IOB3_23	F11	FM D22




			IOB3_24	F12	FM D24
			IOB3_25	K12	FM D25
			IOB3_26	M14	FM D26
			IOB3_27	N13	FM D27

5M2210ZF256




Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121			
Title <b>Stratix V GX FPGA Development Kit Board</b>			
Copyright (c) 2011, Altera Corporation. All Rights Reserved.			
Size	Document Number	Rev	
B	150-0320202-D1	(6XX-44143R)	D1.1
Date:	Monday, June 03, 2013	Sheet	18 of 34

# Quad Small Form-factor Pluggable (QSFP) Interface



## QSFP INTERFACE



## QSFP\_CAGE1






Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121			
Title <b>Stratix V GX FPGA Development Kit Board</b>			
Copyright (c) 2011, Altera Corporation. All Rights Reserved.			
Size B	Document Number 150-0320202-D1	(6XX-44143R)	Rev D1.1
Date: Monday, June 03, 2013	Sheet 19	of 34	

Display Port (x4)


UNTESTED AND UNPOPULATED.

DISPLAYPORT INTERFACE






# SDI Cable Driver, Equalizer, and SMB




Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121			
Title <b>Stratix V GX FPGA Development Kit Board</b>			
Copyright (c) 2011, Altera Corporation. All Rights Reserved.			
Size B	Document Number 150-0320202-D1	(6XX-44143R)	Rev D1.1
Date: Monday, June 03, 2013	Sheet 21 of 34		

# HSMC Port A & Port B











# 10/100/1000 Ethernet







User I/O




# On-Board USB Blaster II






## STRATIX V USB INTERFACE




## MAX V USB INTERFACE



## JTAG INTERFACE




# Power 1 - DC Input & 12V, 3.3V Output



Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121			
Title <b>Stratix V GX FPGA Development Kit Board</b>			
Copyright (c) 2011, Altera Corporation. All Rights Reserved.			
Size B	Document Number 150-0320202-D1	Rev D1.1	
Date:	Monday, June 03, 2013	Sheet 26 of 34	




# Power 2 - 0.90V




Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121			
Title <b>Stratix V GX FPGA Development Kit Board</b>			
Copyright (c) 2011, Altera Corporation. All Rights Reserved.			
Size B	Document Number <b>150-0320202-D1</b>	Rev <b>(6XX-44143R)</b>	Rev <b>D1.1</b>
Date: Monday, June 03, 2013		Sheet 27 of 34	

# Power 3 - 5.0V, 1.5V, 1.8V and 3.3V




# Power 3 - 1.0V (GXB), 1.5V (VCCD\_FPLL, VCCH\_GXB, VCCPT)




Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121			
Title <b>Stratix V GX FPGA Development Kit Board</b>			
Copyright (c) 2011, Altera Corporation. All Rights Reserved.			
Size B	Document Number 150-0320202-D1	Rev D1.1	
Date: Monday, June 03, 2013	Sheet 29	of 34	





## Power 4 - Linear Regulators



## Power 6 - Power & Temperature Monitor




## Power 7 - Stratix V GX Power


















Power 8 - Stratix V GX Ground



# Decoupling

Place 6 vias minimum on each X2Y cap.



SCREW1	SCREW3	STANDOFF1	SPACER1	PCB1
SCREW2	SCREW4	STANDOFF2	SPACER2	
	SCREW5	STANDOFF3		
	SCREW6	STANDOFF4		

