


1. Project Drawing Numbers:	
Raw PCB	100-0310904-C1
Gerber Files	110-0310904-C1
PCB Design Files	120-0310904-C1
Assembly Drawing	130-0310904-C1
Fab Drawing	140-0310904-C1
Schematic Drawing	150-0310904-C1
PCB Film	160-0310904-C1
Bill of Materials	170-0310904-C1
Schematic Design Files	180-0310904-C1
Functional Specification	210-0310904-C1
PCB Layout Guidelines	220-0310904-C1
Assembly Rework	320-0310904-C1

## Stratix IV E FPGA Development Kit Board Block Diagram

[illegible]

PAGE	DESCRIPTION
1	Title, Notes, Block Diagram, Revision History
2	S4E FPGA Package Top
3	Power 1
4	Power 2
5	Power 3
6	Power 4
7	Power 5
8	Power & Temp Sense
9	Stratix IV E Power
10	Stratix IV E Clocks
11	Clock Circuitry
12	Stratix IV E Configuration
13	Embedded USB Blaster
14	Stratix IV E Banks 1 & 2
15	Stratix IV E Banks 3 & 4
16	Stratix IV E Banks 5 & 6
17	Stratix IV E Banks 7 & 8
18	DDR3 SDRAM DIMM
19	QDR II+ SRAM
20	RLDRAM II CIO
21	RLDRAM II CIO & QDR II TERMINATIONS
22	SSRAM & FLASH
23	MAX II
24	10/100/1000 Ethernet
25	User IO & Connector
26	Speaker, LCD connectors
27	HSM Connectors
28	Decoupling 1
29	Decoupling 2

<b>Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121</b>			
<b>Title    Stratix IV E FPGA Development Kit Board</b>			
<b>Copyright (c) 2009, Altera Corporation. All Rights Reserved.</b>			
<b>Size</b> <b>B</b>	<b>Document Number</b> <b>150-0310904-C1            (6XX-41504R)</b>		<b>Rev</b> <b>C-1</b>
<b>Date:</b> Thursday, May 26, 2011		<b>Sheet</b> 1    of    29	



Notes:

1. FPGA Schematic Symbol Breakdown:
- (A) Bank 1 - DISPLAY, USB, ETHERNET
  - (B) Bank 2 - RLD RAM II CIO
  - (C) Bank 3 - DDR3 SDRAM DIMM
  - (D) Bank 4 - DDR3 SDRAM DIMM, LCD, USER 7-SEGMENT DISPLAY
  - (E) Bank 5 - HSMC PORT A
  - (F) Bank 6 - HSMC PORT B
  - (G) Bank 7 - QDR II+ SRAM, USER PB
  - (H) Bank 8 - FLASH, SSRAM
  - (I) Some Clocks
  - (J) Configuration
  - (K) VCC, VCCD\_PLL, VCCA\_PLL, VCCPT, VCCAUX
  - (L) VCCIO, VREF
  - (M) Ground and NCs
  - (N) Ground

Stratix IV E FPGA Package Top

**BANKS 7A, 7B, 7C**  
**VCCIO = 1.5V/1.8V**  
QDR II+ SRAM  
USER PB

**BANKS 8A, 8B, 8C**  
**VCCIO = 2.5V**  
FLASH  
SSRAM  
MAX II  
USER DIPSWITCH, PUSH BUTTONS

**BANKS 6A, 6C**  
**VCCIO = 2.5V**  
HSMC PORT B

**BANKS 5A, 5C**  
**VCCIO = 2.5V**  
HSMC PORT A

**BANKS 1A 1C**  
**VCCIO = 2.5V**  
GRAPHIC DISPLAY  
ETHERNET

**BANKS 2A, 2C**  
**VCCIO = 1.5V/1.8V**  
RLDRAM II CIO

**BANK 4B**  
**VCCIO = 2.5V**  
LCD DISPLAY  
USER 7-SEGMENT DISPLAY

**BANKS 4A, 4C**  
**VCCIO = 1.5V**  
DDR3 SDRAM DIMM

**BANKS 3A, 3B, 3C**  
**VCCIO = 1.5V**  
DDR3 SDRAM DIMM

Pin Legend


Symbol	Pin Type
	User I/O
	User Assigned I/O
	Filter Assigned I/O
	User and Filter Assigned I/O
	Unbonded Pad
	Reserved Pin
	Other Configuration
	DEV_OE
	DEV_CLR
	DIFF_n
	DIFF_p
	DQS
	DQS
	Other PLL
	Other Dual Purpose
	CLK_n
	CLK_p
	MSEL0
	MSEL1
	MSEL2
	MSEL3
	CONF_DONE
	nCE
	nCONFIG
	TDI
	TCK
	TMS
	TDO
	nSTATUS
	VREF
	VCCP/VCCR/VCC
	VCCA
	VCCINT
	VCCIO
	GND
	GND_A_PLL



Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121			
Title <b>Stratix IV E FPGA Development Kit Board</b>			
Copyright (c) 2009, Altera Corporation. All Rights Reserved.			
Size B	Document Number	150-0310904-B1	Rev B
Date:	Wednesday, August 26, 2009	Sheet 2 of 29	











## Power 1, (3.3V and 2.5V)



Power 2, (5.0V, RLDRAM II, QDRII+, 2.5V\_FPGA)


2.5V FPGA PG  
VDDQ\_QDRII PG  
2.5V HSMC PG

2.5V\_FPGA\_PG 23  
VDDQ\_QDRII\_PG 23  
2.5V\_HSMC\_PG 23




Power 3, (VCC)

PHASE0	PHASE0 23
PHASE90	PHASE90 3,23
PHASE180	PHASE180 23
PHASE270	PHASE270 3,23



# Power 4, (1.5V\_DIMM, 1.1V, VCCD\_PLL, VCCPT, VCCAUX and 2.5V\_A)



R45 Value:  
2.87K needed for 1.1V operation  
4.02K needed for 0.9V operation

For Stratix III use 2.87K




Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121			
Title <b>Stratix IV E FPGA Development Kit Board</b>			
Copyright (c) 2009, Altera Corporation. All Rights Reserved.			
Size B	Document Number 150-0310904-B1	(6XX-41504R)	Rev B
Date: Wednesday, August 26, 2009	Sheet 6	of 29	

Power 5, (12V and 1.8V)


MAX\_PHASE\_CLK180  
RUN\_SW  
1.8V\_PG

MAX\_PHASE\_CLK180 23  
RUN\_SW 3.6  
1.8V\_PG 23






# Power & Temp Monitor






# Stratix IV E Power




# Stratix IV E Clocks


## CLOCK INTERFACE



## HSMA PORT A




## HSMA PORT B




## USER INTERFACE



## ETHERNET INTERFACE











## DDR3 DIMM INTERFACE



## QDRII SRAM INTERFACE




## RLDRAM II INTERFACE



EP4SE530H1152  
Version = 0.1 Preliminary






SMA Connector  
(external clock source)



Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121			
Title <b>Stratix IV E FPGA Development Kit Board</b>			
Copyright (c) 2009, Altera Corporation. All Rights Reserved.			
Size B	Document Number <b>150-0310904-B1</b>		Rev B
Date:	Wednesday, August 26, 2009	Sheet 10	of 29

# General Clock Circuitry


## Clock Enable



## CLK66\_SEL Settings:


Setting	SW2, DIP8
High	PCLKp/n
Low	CLKp/n

## CLOCK INTERFACE






# Stratix IV E Configuration



# Embedded USB Blaster



# Stratix IV E Banks 1 & 2

U19A

## Stratix IVE Bank 1

### Bank 1A

SEVEN_SEG_SEL3	J29	DQ1L/DIFFIO_TX_L2P	DQ5L/DIFFIO_TX_L8P
LCD1_DATA2	J30	DQ1L/DIFFIO_TX_L2N	DQ5L/DIFFIO_TX_L8N
MAX_OEn	K27	DQ1L/DIFFIO_TX_L3P	DQ5L/DIFFIO_TX_L9P
MAX_WEn	K28	DQ1L/DIFFIO_TX_L3N	DQ5L/DIFFIO_TX_L9N
ENET_RX_D0	M24	DQ2L/DIFFIO_TX_L4P	DQ6L/DIFFIO_TX_L10P
LCD1_CSn	N25	DQ2L/DIFFIO_TX_L4N	DQ6L/DIFFIO_TX_L10N
LCD1_E_RDn	H31	DQ2L/DIFFIO_RX_L4P	DQ6L/DIFFIO_RX_L10P
LCD1_DATA1	H32	DQ2L/DIFFIO_RX_L4N	DQ6L/DIFFIO_RX_L10N

ENET_TX_D5	C33	DQS2L/DIFFIO_RX_L3P	DQS5L/DIFFIO_RX_L8P
ENET_RX_D4	C34	DQSN2L/DIFFIO_RX_L3N	DQSN5L/DIFFIO_RX_L8N
LCD1_DATA0	F31	DQS1L/DIFFIO_RX_L2P	DQS6L/DIFFIO_RX_L9P
ENET_INTn	F32	DQSN1L/DIFFIO_RX_L2N	DQSN6L/DIFFIO_RX_L9N

SEVEN_SEG_SEL1	M26	DQ3L/DIFFIO_TX_L5P	DQ7L/DIFFIO_TX_L11P
SEVEN_SEG_F	M27	DQ3L/DIFFIO_TX_L5N	DQ7L/DIFFIO_TX_L11N
SEVEN_SEG_G	K29	DQ3L/DIFFIO_TX_L6P	DQ7L/DIFFIO_TX_L12P
SEVEN_SEG_MINUS	K30	DQ3L/DIFFIO_TX_L6N	DQ7L/DIFFIO_TX_L12N
ENET_TX_D3	L28	DQ4L/DIFFIO_TX_L7P	
SEVEN_SEG_DP	L29	DQ4L/DIFFIO_TX_L7N	
SEVEN_SEG_A	F33	DQ4L/DIFFIO_RX_L7P	DQS7L/DIFFIO_RX_L11P
LCD1_DATA3	E34	DQ4L/DIFFIO_RX_L7N	DQSN7L/DIFFIO_RX_L11N

ENET_RX_P	D33	DQS3L/DIFFIO_RX_L5P	
ENET_RX_N	D34	DQSN3L/DIFFIO_RX_L5N	
ENET_RX_COL	J31	DQS4L/DIFFIO_RX_L6P	
ENET_RX_D7	J32	DQSN4L/DIFFIO_RX_L6N	DIFFIO_RX_L12P

RUP1A	E31	RUP1A/DIFFIO_RX_L1P	
RDN1A	E32	RDN1A/DIFFIO_RX_L1N	

### Bank 1B

### Bank 1C

MAX_CSn	N29	DQ12L/DIFFIO_TX_L19P	DQ14L/DIFFIO_TX_L22P
SEVEN_SEG_B	N30	DQ12L/DIFFIO_TX_L19N	DQ14L/DIFFIO_TX_L22N
ENET_TX_D0	P28	DQ12L/DIFFIO_TX_L20P	DQ14L/DIFFIO_TX_L23P
ENET_RX_D5	P29	DQ12L/DIFFIO_TX_L20N	DQ14L/DIFFIO_TX_L23N
EEPROM_DIN	R25	DQ13L/DIFFIO_TX_L21P	DQ15L/DIFFIO_RX_L24P
SEVEN_SEG_D	R26	DQ13L/DIFFIO_TX_L21N	DQ15L/DIFFIO_RX_L24N
LCD1_WEn	N31	DQ13L/DIFFIO_RX_L21P	DQ15L/DIFFIO_TX_L24P
ENET_RX_DV	P32	DQ13L/DIFFIO_RX_L21N	

ENET_RESETh	M31	DQS12L/DIFFIO_RX_L19P	DQS14L/DIFFIO_RX_L22P
ENET_LED_LINK1000	N32	DQSN12L/DIFFIO_RX_L19N	DQSN14L/DIFFIO_RX_L22N
ENET_GTX_CLK	M33	DQS13L/DIFFIO_RX_L20P	DQS15L/DIFFIO_RX_L23P
ENET_TX_EN	L34	DQSN13L/DIFFIO_RX_L20N	DQSN15L/DIFFIO_RX_L23N

EP4SE530H1152

Version = 0.1 Preliminary

other DQ11 pin in config section

N27	ENET_MDIO
M28	HSMB_SCL
P25	LCD1_DATA6
N26	LCD1_D_Cn
L31	SEVEN_SEG_E
L32	SEVEN_SEG_C
H34	ENET_RX_D6
G34	EEPROM_CS

G33	ENET_TX_D4
F34	ENET_TX_D1
K31	ENET_RX_ER
K32	ENET_RX_CLK

P23	HSMB_RX_LED
N24	LCD1_BS1
M29	ENET_TX_ER
M30	LCD1_DATA7

J33	LCD1_DATA4
J34	ENET_RX_D2

K33	ENET_RX_CRS
K34	ENET_MDC

T23	EEPROM_DOUT
R24	LCD1_DATA5
R27	SEVEN_SEG_SEL4
R28	SEVEN_SEG_SEL2
P34	ENET_RX_D1
N34	ENET_TX_D2
R29	LCD1_SERn

N33	ENET_TX_D6
M34	ENET_RX_D3
P31	EEPROM_CLK
R32	ENET_TX_CLK

U19B

## Stratix IVE Bank 2

### Bank 2A

RLDC_BA1	AC28	DQ28L/DIFFIO_TX_L46P
RLDC_CSn	AC29	DQ28L/DIFFIO_TX_L46N
RLDC_A20	AA24	DQ28L/DIFFIO_TX_L52P
RLDC_A7	AA25	DQ28L/DIFFIO_TX_L52N
RLDC_A16	AD30	DQ28L/DIFFIO_TX_L45N
RLDC_REFn	AD31	DQ29L/DIFFIO_TX_L47P
RLDC_A14	AH33	DQ29L/DIFFIO_TX_L47N
RLDC_A15	AG34	DQ29L/DIFFIO_RX_L47P

RLDC_A17	AE31	DQS28L/DIFFIO_RX_L46P
RLDC_WEn	AE32	DQSN28L/DIFFIO_RX_L46N
RLDC_CK_P	AF31	DQS29L/DIFFIO_RX_L48P
RLDC_CK_N	AF32	DQSN29L/DIFFIO_RX_L48N

RLDC_A5	AB26	DQ30L/DIFFIO_TX_L49P
RLDC_A9	AB27	DQ30L/DIFFIO_TX_L49N
RLDC_A3	AB24	DQ30L/DIFFIO_TX_L48P
RLDC_A2	AB25	DQ30L/DIFFIO_TX_L48N
RLDC_DQ20	AE29	DQ31L/DIFFIO_TX_L50P
RLDC_DQ21	AE30	DQ31L/DIFFIO_TX_L50N
RLDC_DQ24	AG31	DQ31L/DIFFIO_TX_L50P
RLDC_DQ25	AG32	DQ31L/DIFFIO_RX_L50N

RLDC_A12	AJ34	DQS30L/DIFFIO_RX_L49P
RLDC_DK_P1	AH34	DQSN30L/DIFFIO_RX_L49N
RLDC_DK_N1	AK33	DQ31L/DIFFIO_TX_L51P
	AK34	DQSN31L/DIFFIO_RX_L51N

RUP2A	AK31	RUP2A/DIFFIO_RX_L56P
RDN2A	AK32	RDN2A/DIFFIO_RX_L56N

### Bank 2B

### Bank 2C

RLDC_A6	AA33	DQ18L/DIFFIO_RX_L30P
	Y34	DQ18L/DIFFIO_RX_L30N
RLDC_A4	W26	DQ18L/DIFFIO_TX_L30P
RLDC_A22	W27	DQ18L/DIFFIO_TX_L30N
RLDC_A21	W30	DQ19L/DIFFIO_TX_L32P
	W31	DQ19L/DIFFIO_TX_L32N
RLDC_A1	V24	DQ19L/DIFFIO_TX_L31P
RLDC_A0	V25	DQ19L/DIFFIO_TX_L31N

RLDC_BA2	Y31	DQS18L/DIFFIO_RX_L31P
	Y32	DQSN18L/DIFFIO_RX_L31N
RLDC_A8	AB33	DQS19L/DIFFIO_RX_L32P
	AA34	DQSN19L/DIFFIO_RX_L32N

RLDC_DQ10	AA31	DQ20L/DIFFIO_RX_L33P
RLDC_DQ11	AA32	DQ20L/DIFFIO_RX_L33N
RLDC_DQ14	Y28	DQ20L/DIFFIO_TX_L33P
RLDC_DQ15	Y29	DQ20L/DIFFIO_TX_L33N

RLDC_DK_P0	AC34	DQS20L/DIFFIO_RX_L34P
RLDC_DK_N0	AB34	DQSN20L/DIFFIO_RX_L34N

DQ32L/DIFFIO_TX_L51P	DQ32L/DIFFIO_TX_L51N	DQ32L/DIFFIO_TX_L52P	DQ32L/DIFFIO_TX_L52N	DQ33L/DIFFIO_TX_L53P	DQ33L/DIFFIO_TX_L53N	DQ33L/DIFFIO_RX_L53P	DQ33L/DIFFIO_RX_L53N
----------------------	----------------------	----------------------	----------------------	----------------------	----------------------	----------------------	----------------------

DQS32L/DIFFIO_RX_L52P	DQSN32L/DIFFIO_RX_L52N	DQS33L/DIFFIO_RX_L54P	DQSN33L/DIFFIO_RX_L54N
-----------------------	------------------------	-----------------------	------------------------

DQ34L/DIFFIO_TX_L55P	DQ34L/DIFFIO_TX_L55N	DQ34L/DIFFIO_TX_L54P	DQ34L/DIFFIO_TX_L54N
----------------------	----------------------	----------------------	----------------------

DQS34L/DIFFIO_RX_L55P	DQSN34L/DIFFIO_RX_L55N
-----------------------	------------------------

DIFFIO_RX_L45P	DIFFIO_RX_L45N
----------------	----------------

--	--

--	--

DQ21L/DIFFIO_TX_L35P	DQ21L/DIFFIO_TX_L35N	DQ21L/DIFFIO_TX_L34P	DQ21L/DIFFIO_TX_L34N	DQ22L/DIFFIO_RX_L36P	DQ22L/DIFFIO_RX_L36N	DQ22L/DIFFIO_TX_L36P	DQ22L/DIFFIO_TX_L36N
----------------------	----------------------	----------------------	----------------------	----------------------	----------------------	----------------------	----------------------

DQS21L/DIFFIO_RX_L35P	DQSN21L/DIFFIO_RX_L35N	DQS22L/DIFFIO_RX_L37P	DQSN22L/DIFFIO_RX_L37N
-----------------------	------------------------	-----------------------	------------------------

DQ23L/DIFFIO_TX_L37P	DQ23L/DIFFIO_TX_L37N	DQ23L/DIFFIO_TX_L38P	DQ23L/DIFFIO_TX_L38N
----------------------	----------------------	----------------------	----------------------

DQS23L/DIFFIO_RX_L38P	DQSN23L/DIFFIO_RX_L38N
-----------------------	------------------------

EP4SE530H1152

Version = 0.1 Preliminary

## MAX II INTERFACE

MAX_CSn	MAX_CSn 23
MAX_OEn	MAX_OEn 23
MAX_WEn	MAX_WEn 23

EEPROM_DOUT	EEPROM_DOUT 24
EEPROM_CS	EEPROM_CS 24
EEPROM_CLK	EEPROM_CLK 24
EEPROM_DIN	EEPROM_DIN 24



## RLDRAM II INTERFACE

RLDC_DQ[35:0]	RLDC_DQ[35:0] 20
RLDC_BA[2:0]	RLDC_BA[2:0] 20,21
RLDC_A[22:0]	RLDC_A[22:0] 10,20,21
RLDC_DK_P[1:0]	RLDC_DK_P[1:0] 20
RLDC_DK_N[1:0]	RLDC_DK_N[1:0] 20
RLDC_QK_P[1:0]	RLDC_QK_P[1:0] 20
RLDC_QK_N[1:0]	RLDC_QK_N[1:0] 20
RLDC_CK_P	RLDC_CK_P 20
RLDC_CK_N	RLDC_CK_N 20
RLDC_WEn	RLDC_WEn 20,21
RLDC_REFn	RLDC_REFn 20,21
RLDC_CSn	RLDC_CSn 20,21
RLDC_DM	RLDC_DM 20
RLDC_QVLD	RLDC_QVLD 20

## HSMB PORT B

HSMB_SCL	HSMB_SCL 27
HSMB_RX_LED	HSMB_RX_LED 25

## ETHERNET INTERFACE

ENET_RX_D[7..0]	ENET_RX_D[7..0] 24
ENET_TX_D[7..0]	ENET_TX_D[7..0] 10,24
ENET_GTX_CLK	ENET_GTX_CLK 24
ENET_TX_CLK	ENET_TX_CLK 24
ENET_TX_ER	ENET_TX_ER 24
ENET_TX_EN	ENET_TX_EN 24
ENET_MDIO	ENET_MDIO 24
ENET_RESETh	ENET_RESETh 24
ENET_INTn	ENET_INTn 24
ENET_RX_P	ENET_RX_P 24
ENET_RX_N	ENET_RX_N 24
ENET_RX_ER	ENET_RX_ER 24
ENET_RX_CLK	ENET_RX_CLK 24
ENET_LED_LINK1000	ENET_LED_LINK1000 24
ENET_RX_COL	ENET_RX_COL 24
ENET_RX_DV	ENET_RX_DV 24
ENET_RX_CRS	ENET_RX_CRS 24
ENET_MDC	ENET_MDC 24

## 128x64 LCD DISPLAY INTERFACE

LCD1_DATA[7:0]	LCD1_DATA[7:0] 26
LCD1_CSn	LCD1_CSn 26
LCD1_SERn	LCD1_SERn 26
LCD1_D_Cn	LCD1_D_Cn 26
LCD1_WEn	LCD1_WEn 26
LCD1_E_RDn	LCD1_E_RDn 26
LCD1_BS1	LCD1_BS1 26

## SEVEN-SEG INTERFACE

SEVEN_SEG_SEL[4:1]	SEVEN_SEG_SEL[4:1] 25
SEVEN_SEG_A	SEVEN_SEG_A 25
SEVEN_SEG_B	SEVEN_SEG_B 25
SEVEN_SEG_C	SEVEN_SEG_C 25
SEVEN_SEG_D	SEVEN_SEG_D 25
SEVEN_SEG_E	SEVEN_SEG_E 25
SEVEN_SEG_F	SEVEN_SEG_F 25
SEVEN_SEG_G	SEVEN_SEG_G 25
SEVEN_SEG_DP	SEVEN_SEG_DP 25
SEVEN_SEG_MINUS	SEVEN_SEG_MINUS 25



Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121

Title Stratix IV E FPGA Development Kit Board

Copyright (c) 2009, Altera Corporation. All Rights Reserved.

Size B Document Number 150-0310904-B1 (6XX-41504R) Rev B

Date: Wednesday, August 26, 2009 Sheet 14 of 29





# Stratix IV E Banks 3 & 4

U19C

## Stratix IVE Bank 3

DDR3 DIMM DQ7	AJ26	DQ1B/DIFFOUT_B3P	Bank 3A	DQ4B/DIFFOUT_B11P	AP30	DDR3 DIMM DQ9
DDR3 DIMM DQ6	AH27	DQ1B/DIFFOUT_B1N		DQ4B/DIFFOUT_B11N	AP32	DDR3 DIMM DQ8
DDR3 DIMM DQ5	AJ27	DQ1B/DIFFOUT_B1P		DQ4B/DIFFIO_RX_B6P	AN31	DDR3 DIMM DQ11
DDR3 DIMM DQ4	AJ29	DQ1B/DIFFOUT_B3N		DQ4B/DIFFIO_RX_B6N	AP31	DDR3 DIMM DQ10
DDR3 DIMM DQ3	AM30	DQ2B/DIFFIO_RX_B3P		DQ5B/DIFFOUT_B15N	AK25	DDR3 DIMM DQ22
DDR3 DIMM DQ2	AN30	DQ2B/DIFFIO_RX_B3N		DQ5B/DIFFOUT_B13N	AK27	DDR3 DIMM DQ20
DDR3 DIMM DQ1	AM29	DQ2B/DIFFOUT_B5P		DQ5B/DIFFOUT_B13P	AL28	DDR3 DIMM DQ21
DDR3 DIMM DQ0	AL29	DQ2B/DIFFOUT_B5N		DQ5B/DIFFOUT_B15P	AM26	DDR3 DIMM DQ23
DDR3 DIMM DM0	AJ28	RUP3A/DQS1B/DIFFIO_RX_B1P		DQS4B/DIFFIO_RX_B5P	AN33	DDR3 DIMM DQS_P1
DDR3 DIMM DQS_N9	AK28	RDN3A/DQS1B/DIFFIO_RX_B1N		DQSN4B/DIFFIO_RX_B5N	AP33	DDR3 DIMM DQS_N1
DDR3 DIMM DQS_P0	AM31	DQS2B/DIFFIO_RX_B2P		DQS5B/DIFFIO_RX_B7P	AL26	DDR3 DIMM DM2
DDR3 DIMM DQS_N0	AM32	DQSN2B/DIFFIO_RX_B2N		DQSN5B/DIFFIO_RX_B7N	AL27	DDR3 DIMM DQS_N11
DDR3 DIMM DQ15	AF23	DQ3B/DIFFOUT_B9P		DQ6B/DIFFOUT_B17N	AM28	DDR3 DIMM DQ16
DDR3 DIMM DQ13	AF24	DQ3B/DIFFOUT_B7P		DQ6B/DIFFOUT_B17P	AP29	DDR3 DIMM DQ17
DDR3 DIMM DQ14	AH25	DQ3B/DIFFOUT_B9N		DQ6B/DIFFIO_RX_B9P	AN27	DDR3 DIMM DQ19
DDR3 DIMM DQ12	AH26	DQ3B/DIFFOUT_B7N		DQ6B/DIFFIO_RX_B9N	AP27	DDR3 DIMM DQ18
DDR3 DIMM DM1	AG24	DQS3B/DIFFIO_RX_B4P		DQS6B/DIFFIO_RX_B8P	AN28	DDR3 DIMM DQS_P2
DDR3 DIMM DQS_N10	AH24	DQSN3B/DIFFIO_RX_B4N		DQSN6B/DIFFIO_RX_B8N	AP28	DDR3 DIMM DQS_N2
DDR3 DIMM TEST2	AE24	DQ7B/DIFFOUT_B19N		DQS7B/DIFFIO_RX_B10P	AC22	DDR3 DIMM TEST1
	AE23	DQ7B/DIFFOUT_B19P		DQSN7B/DIFFIO_RX_B10N	AD22	
DDR3 DIMM DQ28	AH23	DQ9B/DIFFOUT_B25N	Bank 3B	DQ11B/DIFFOUT_B33N	AD21	DDR3 DIMM DQ70
DDR3 DIMM DQ30	AJ23	DQ9B/DIFFOUT_B27N		DQ11B/DIFFOUT_B33P	AE20	DDR3 DIMM DQ71
DDR3 DIMM DQ29	AJ24	DQ9B/DIFFOUT_B25P		DQ11B/DIFFOUT_B31P	AE21	DDR3 DIMM DQ69
DDR3 DIMM DQ31	AK22	DQ9B/DIFFOUT_B27P		DQ11B/DIFFOUT_B31N	AE22	DDR3 DIMM DQ68
DDR3 DIMM DQ24	AK24	DQ10B/DIFFOUT_B29N		DQ12B/DIFFOUT_B35P	AP23	DDR3 DIMM DQ65
DDR3 DIMM DQ25	AL25	DQ10B/DIFFOUT_B29P		DQ12B/DIFFOUT_B35N	AP26	DDR3 DIMM DQ64
DDR3 DIMM DQ27	AL23	DQ10B/DIFFIO_RX_B15P		DQ12B/DIFFIO_RX_B18P	AN24	DDR3 DIMM DQ67
DDR3 DIMM DQ26	AM23	DQ10B/DIFFIO_RX_B15N		DQ12B/DIFFIO_RX_B18N	AP24	DDR3 DIMM DQ66
DDR3 DIMM DM3	AH22	DQS9B/DIFFIO_RX_B13P		DQS11B/DIFFIO_RX_B16P	AF21	DDR3 DIMM DM8
DDR3 DIMM DQS_N12	AJ22	DQSN9B/DIFFIO_RX_B13N		DQSN11B/DIFFIO_RX_B16N	AG21	DDR3 DIMM DQS_N17
DDR3 DIMM DQS_P3	AL24	DQS10B/DIFFIO_RX_B14P		DQS12B/DIFFIO_RX_B17P	AN25	DDR3 DIMM DQS_P8
DDR3 DIMM DQS_N3	AM24	DQSN10B/DIFFIO_RX_B14N		DQSN12B/DIFFIO_RX_B17N	AP25	DDR3 DIMM DQS_N8
DDR3 DIMM DQ38	AJ20	DQ17B/DIFFOUT_B51N	Bank 3C	DQ19B/DIFFOUT_B57N	AK18	DDR3 DIMM A9
DDR3 DIMM DQ36	AL22	DQ17B/DIFFOUT_B49N		DQ19B/DIFFOUT_B57P	AL18	DDR3 DIMM A2
DDR3 DIMM DQ39	AJ21	DQ17B/DIFFOUT_B51P		DQ19B/DIFFOUT_B55N	AL20	DDR3 DIMM A11
DDR3 DIMM DQ37	AM22	DQ17B/DIFFOUT_B49P		DQ19B/DIFFOUT_B55P	AM18	DDR3 DIMM A3
DDR3 DIMM DQ32	AM21	DQ18B/DIFFOUT_B53N				
DDR3 DIMM DQ33	AP20	DQ18B/DIFFOUT_B53P		DQS19B/DIFFIO_RX_B28P	AL19	DDR3 DIMM A6
DDR3 DIMM DQ35	AN21	DQ18B/DIFFIO_RX_B27P		DQSN19B/DIFFIO_RX_B28N	AM19	DDR3 DIMM A7
DDR3 DIMM DQ34	AP21	DQ18B/DIFFIO_RX_B27N				
DDR3 DIMM DM4	AK21	RUP3C/DQS17B/DIFFIO_RX_B25P		DIFFIO_RX_B29P	AF19	DDR3 DIMM TEST3
DDR3 DIMM DQS_N13	AL21	RDN3C/DQS17B/DIFFIO_RX_B25N		DIFFIO_RX_B29N	AF20	DDR3 DIMM SCL
DDR3 DIMM DQS_P4	AN22	DQS18B/DIFFIO_RX_B26P		DIFFIO_RX_B30P	AG19	DDR3 DIMM ERR_OUTn
DDR3 DIMM DQS_N4	AP22	DQSN18B/DIFFIO_RX_B26N		DIFFIO_RX_B30N	AH19	DDR3 DIMM PAR_IN

EP4SE530H1152

Version = 0.1 Preliminary

U19D

## Stratix IVE Bank 4

DDR3 DIMM DQ50	AG12	DQ33B/DIFFOUT_B112P	Bank 4A	DQ36B/DIFFOUT_B122P	AL4	DDR3 DIMM DQ62
DDR3 DIMM DQ51	AJ13	DQ33B/DIFFOUT_B112N		DQ36B/DIFFOUT_B122N	AM4	DDR3 DIMM DQ63
DDR3 DIMM DQ48	AH12	DQ33B/DIFFIO_RX_B56P		DQ36B/DIFFOUT_B120P	AM6	DDR3 DIMM DQ60
DDR3 DIMM DQ49	AJ12	DQ33B/DIFFIO_RX_B56N		DQ36B/DIFFOUT_B120N	AN6	DDR3 DIMM DQ61
DDR3 DIMM DQ52	AJ10	DQ34B/DIFFOUT_B114P		DQ37B/DIFFOUT_B124P	AJ6	
DDR3 DIMM DQ53	AL8	DQ34B/DIFFOUT_B114N		DQ37B/DIFFOUT_B124N	AK6	
DDR3 DIMM DQ54	AL7	DQ34B/DIFFOUT_B116P		DQ37B/DIFFIO_RX_B62P	AJ7	DDR3 DIMM CLK_P1
DDR3 DIMM DQ55	AJ9	DQ34B/DIFFOUT_B116N		DQ37B/DIFFIO_RX_B62N	AK7	DDR3 DIMM CLK_N1
DDR3 DIMM DQS_P6	AH11	DQS33B/DIFFIO_RX_B57P		DQS36B/DIFFIO_RX_B61P	AL5	DDR3 DIMM DM7
DDR3 DIMM DQS_N6	AJ11	DQSN33B/DIFFIO_RX_B57N		DQSN36B/DIFFIO_RX_B61N	AM5	DDR3 DIMM DQS_N16
DDR3 DIMM DM6	AK9	DQS34B/DIFFIO_RX_B58P		DQS37B/DIFFIO_RX_B63P	AH8	DDR3 DIMM CLK_P0
DDR3 DIMM DQS_N15	AL9	DQSN34B/DIFFIO_RX_B58N		DQSN37B/DIFFIO_RX_B63N	AJ8	DDR3 DIMM CLK_N0
DDR3 DIMM DQ58	AP2	DQ35B/DIFFOUT_B118P		DQ38B/DIFFOUT_B128P	AE10	
DDR3 DIMM DQ59	AP5	DQ35B/DIFFOUT_B118N		DQ38B/DIFFOUT_B128N	AF10	
DDR3 DIMM DQ56	AN4	DQ35B/DIFFIO_RX_B59P		DQ38B/DIFFOUT_B126P	AE11	DDR3 DIMM EVENTn
DDR3 DIMM DQ57	AP4	DQ35B/DIFFIO_RX_B59N		DQ38B/DIFFOUT_B126N	AF11	DDR3 DIMM TEST4
DDR3 DIMM DQS_P7	AN3	DQS35B/DIFFIO_RX_B60P		DQ32B/DIFFOUT_B110P	AE12	
DDR3 DIMM DQS_N7	AP3	DQSN35B/DIFFIO_RX_B60N		DQ32B/DIFFOUT_B110N	AD13	
RUP4A	AG9	RUP4A/DQS38B/DIFFIO_RX_B64P		DQS32B/DIFFIO_RX_B55P	AC12	DDR3 DIMM TEST5
RDN4A	AH9	RDN4A/DQSN38B/DIFFIO_RX_B64N		DQSN32B/DIFFIO_RX_B55N	AD12	
LCD_DATA0	AP9	DQ27B/DIFFOUT_B94P	Bank 4B	DQ29B/DIFFOUT_B100P	AK10	
LCD_DATA1	AP11	DQ27B/DIFFOUT_B94N		DQ29B/DIFFOUT_B100N	AM11	
LCD_DATA2	AN10	DQ27B/DIFFIO_RX_B47P		DQ29B/DIFFIO_RX_B50P	AK12	HSMA_RX_LED
LCD_DATA3	AP10	DQ27B/DIFFIO_RX_B47N		DQ29B/DIFFIO_RX_B50N	AL12	LCD1_RSTn
LCD_DATA4	AE13	DQ28B/DIFFOUT_B98P		DQ30B/DIFFOUT_B102P	AM8	
LCD_DATA5	AE14	DQ28B/DIFFOUT_B98N		DQ30B/DIFFOUT_B102N	AP8	
LCD_DATA6	AE15	DQ28B/DIFFOUT_B96P		DQ30B/DIFFOUT_B104P	AP6	
LCD_DATA7	AF15	DQ28B/DIFFOUT_B96N		DQ30B/DIFFOUT_B104N	AM7	
LCD_D_Cn	AF13	DQS28B/DIFFIO_RX_B49P		DQS29B/DIFFIO_RX_B51P	AL10	HSMA_D0
LCD_WEn	AF14	DQSN28B/DIFFIO_RX_B49N		DQSN29B/DIFFIO_RX_B51N	AL11	HSMA_D1
LCD_CSn	AM9	DQS27B/DIFFIO_RX_B48P		DQS30B/DIFFIO_RX_B52P	AN7	HSMA_D2
SPEAKER_OUT	AN9	DQSN27B/DIFFIO_RX_B48N		DQSN30B/DIFFIO_RX_B52N	AP7	HSMA_D3
DDR3 DIMM CASn	AK13	DQ20B/DIFFOUT_B74P	Bank 4C	DQ22B/DIFFOUT_B80P	AM12	DDR3 DIMM DQ45
DDR3 DIMM ODT1	AL13	DQ20B/DIFFOUT_B74N		DQ22B/DIFFOUT_B80N	AP13	DDR3 DIMM DQ44
DDR3 DIMM RASn	AL15	DQ20B/DIFFOUT_B72P		DQ22B/DIFFOUT_B78P	AP14	DDR3 DIMM DQ47
DDR3 DIMM BA0	AM15	DQ20B/DIFFOUT_B72N		DQ22B/DIFFOUT_B78N	AN13	DDR3 DIMM DQ46
DDR3 DIMM DQ42	AG15	DQ21B/DIFFOUT_B76P				
DDR3 DIMM DQ43	AK15	DQ21B/DIFFOUT_B76N		DQS22B/DIFFIO_RX_B40P	AN12	DDR3 DIMM DM5
DDR3 DIMM DQ40	AH15	DQ21B/DIFFIO_RX_B38P		DQSN22B/DIFFIO_RX_B40N	AP12	DDR3 DIMM DQS_N14
DDR3 DIMM DQ41	AJ15	DQ21B/DIFFIO_RX_B38N				
DDR3 DIMM ODT0	AL14	DQS20B/DIFFIO_RX_B37P		DIFFIO_RX_B35P	AL16	DDR3 DIMM CSn0
DDR3 DIMM WEn	AM14	DQSN20B/DIFFIO_RX_B37N		DIFFIO_RX_B35N	AM16	DDR3 DIMM BA1
DDR3 DIMM DQS_P5	AH14	DQS21B/DIFFIO_RX_B39P		DIFFIO_RX_B36P	AJ16	DDR3 DIMM CKE0
DDR3 DIMM DQS_N5	AJ14	DQSN21B/DIFFIO_RX_B39N		DIFFIO_RX_B36N	AK16	DDR3 DIMM BA2

EP4SE530H1152

Version = 0.1 Preliminary

## DDR3 DIMM INTERFACE

DDR3_DIMM_DQ[71:0]	DDR3_DIMM_DQ[71:0]	18
DDR3_DIMM_DQS_P[8:0]	DDR3_DIMM_DQS_P[8:0]	18
DDR3_DIMM_DQS_N[17:0]	DDR3_DIMM_DQS_N[17:0]	18
DDR3_DIMM_DM[8:0]	DDR3_DIMM_DM[8:0]	18
DDR3_DIMM_A[15:0]	DDR3_DIMM_A[15:0]	10,18
DDR3_DIMM_CLK_P[1:0]	DDR3_DIMM_CLK_P[1:0]	18
DDR3_DIMM_CLK_N[1:0]	DDR3_DIMM_CLK_N[1:0]	18
DDR3_DIMM_CSn[3:0]	DDR3_DIMM_CSn[3:0]	10,18
DDR3_DIMM_CKE[1:0]	DDR3_DIMM_CKE[1:0]	10,18
DDR3_DIMM_BA[2:0]	DDR3_DIMM_BA[2:0]	18
DDR3_DIMM_ODT[1:0]	DDR3_DIMM_ODT[1:0]	18
DDR3_DIMM_SCL	DDR3_DIMM_SCL	18
DDR3_DIMM_PAR_IN	DDR3_DIMM_PAR_IN	18
DDR3_DIMM_ERR_OUTn	DDR3_DIMM_ERR_OUTn	18
DDR3_DIMM_EVENTn	DDR3_DIMM_EVENTn	18
DDR3_DIMM_RASn	DDR3_DIMM_RASn	18
DDR3_DIMM_CASn	DDR3_DIMM_CASn	18
DDR3_DIMM_WEn	DDR3_DIMM_WEn	18



## 128x64 LCD DISPLAY INTERFACE

LCD1_RSTn	LCD1_RSTn	26
LCD_DATA[7:0]	LCD_DATA[7:0]	26
LCD_CSn	LCD_CSn	26
LCD_D_Cn	LCD_D_Cn	26
LCD_WEn	LCD_WEn	26

## LCD DISPLAY INTERFACE


## HSMA INTERFACE

HSMA_D[3:0]	HSMA_D[3:0]	27
HSMA_RX_LED	HSMA_RX_LED	25
SPEAKER_OUT	SPEAKER_OUT	26



Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121			
Title <b>Stratix IV E FPGA Development Kit Board</b>			
Copyright (c) 2009, Altera Corporation. All Rights Reserved.			
Size B	Document Number 150-0310904-B1	(6XX-41504R)	Rev B
Date: Wednesday, August 26, 2009	Sheet 15	of 29	

Stratix IV E Banks 5 & 6



Bank 5A

DQ1R/DIFFFIO\_TX\_R2P

DQ1R/DIFFFIO\_TX\_R2N

DQ1R/DIFFFIO\_TX\_R3P

DQ1R/DIFFFIO\_TX\_R3N

DQ2R/DIFFFIO\_TX\_R4P

DQ2R/DIFFFIO\_TX\_R4N

DQ2R/DIFFFIO\_RX\_R4P

DQ2R/DIFFFIO\_RX\_R4N

DQ5R/DIFFFIO\_TX\_R8P

DQ5R/DIFFFIO\_TX\_R8N

DQ5R/DIFFFIO\_TX\_R9P

DQ5R/DIFFFIO\_TX\_R9N

DQ6R/DIFFFIO\_TX\_R10P

DQ6R/DIFFFIO\_TX\_R10N

DQ6R/DIFFFIO\_RX\_R10P

DQ6R/DIFFFIO\_RX\_R10N

DQS1R/DIFFFIO\_RX\_R2P

DQSN1R/DIFFFIO\_RX\_R2N

DQS2R/DIFFFIO\_RX\_R3P

DQSN2R/DIFFFIO\_RX\_R3N

DQ3R/DIFFFIO\_TX\_R5P

DQ3R/DIFFFIO\_TX\_R5N

DQ3R/DIFFFIO\_TX\_R6P

DQ3R/DIFFFIO\_TX\_R6N

DQ4R/DIFFFIO\_TX\_R7P

DQ4R/DIFFFIO\_TX\_R7N

DQ4R/DIFFFIO\_RX\_R7P

DQ4R/DIFFFIO\_RX\_R7N

DQS3R/DIFFFIO\_RX\_R5P

DQSN3R/DIFFFIO\_RX\_R5N

DQS4R/DIFFFIO\_RX\_R6P

DQSN4R/DIFFFIO\_RX\_R6N

DIFFFIO\_RX\_R12P

DIFFFIO\_RX\_R12N

Bank 5B

DQ12R/DIFFFIO\_TX\_R19P

DQ12R/DIFFFIO\_TX\_R19N

DQ12R/DIFFFIO\_TX\_R20P

DQ12R/DIFFFIO\_TX\_R20N

DQ13R/DIFFFIO\_TX\_R21P

DQ13R/DIFFFIO\_TX\_R21N

DQ13R/DIFFFIO\_RX\_R21P

DQ13R/DIFFFIO\_RX\_R21N

DQ15R/DIFFFIO\_TX\_R24P

DQ15R/DIFFFIO\_TX\_R24N

DQ15R/DIFFFIO\_RX\_R24P

DQ15R/DIFFFIO\_RX\_R24N

DQ16R/DIFFFIO\_TX\_R25P

DQ16R/DIFFFIO\_TX\_R25N

DQ16R/DIFFFIO\_RX\_R25P

DQ16R/DIFFFIO\_RX\_R25N

DQS12R/DIFFFIO\_RX\_R19P

DQSN12R/DIFFFIO\_RX\_R19N

DQS13R/DIFFFIO\_RX\_R20P

DQSN13R/DIFFFIO\_RX\_R20N

DQS15R/DIFFFIO\_RX\_R23P

DQSN15R/DIFFFIO\_RX\_R23N

DQS16R/DIFFFIO\_RX\_R25P

DQSN16R/DIFFFIO\_RX\_R25N

DQ14R/DIFFFIO\_TX\_R22P

DQ14R/DIFFFIO\_TX\_R22N

DQ14R/DIFFFIO\_TX\_R23P

DQ14R/DIFFFIO\_TX\_R23N

DQ17R/DIFFFIO\_TX\_R27P

DQ17R/DIFFFIO\_TX\_R27N

DQ17R/DIFFFIO\_RX\_R27P

DQ17R/DIFFFIO\_RX\_R27N

DQS14R/DIFFFIO\_RX\_R22P

DQSN14R/DIFFFIO\_RX\_R22N

DQS17R/DIFFFIO\_RX\_R26P

DQSN17R/DIFFFIO\_RX\_R26N

Bank 5C

DQ15R/DIFFFIO\_TX\_R24P

DQ15R/DIFFFIO\_TX\_R24N

DQ15R/DIFFFIO\_RX\_R24P

DQ15R/DIFFFIO\_RX\_R24N

DQ16R/DIFFFIO\_TX\_R25P

DQ16R/DIFFFIO\_TX\_R25N

DQ16R/DIFFFIO\_RX\_R25P

DQ16R/DIFFFIO\_RX\_R25N

DQS15R/DIFFFIO\_RX\_R23P

DQSN15R/DIFFFIO\_RX\_R23N

DQS16R/DIFFFIO\_RX\_R25P

DQSN16R/DIFFFIO\_RX\_R25N

DQ17R/DIFFFIO\_TX\_R27P

DQ17R/DIFFFIO\_TX\_R27N

DQ17R/DIFFFIO\_RX\_R27P

DQ17R/DIFFFIO\_RX\_R27N

DQS17R/DIFFFIO\_RX\_R26P

DQSN17R/DIFFFIO\_RX\_R26N

AB8

HSMA TX D P10

AC7

HSMA TX D N10

AA10

AB9

AC6

HSMA TX D P8

AC5

HSMA TX D N8

AF2

HSMA RX D P8

AF1

HSMA RX D N8

AF4

HSMA RX D P6

AF3

HSMA RX D N6

AG1

HSMA RX D P7

AH1

HSMA RX D N7

AA12

HSMA TX D P16

AB11

HSMA TX D N16

AD4

HSMA TX D P7

AD3

HSMA TX D N7

AE4

HSMA RX D P10

AE3

HSMA RX D N10

AK4

RUP5A

AK3

RDN5A

Y6

HSMA TX D P11

Y5

HSMA TX D N11

AA1

HSMA RX D P13

AB1

HSMA RX D N13

W8

HSMB TX D P12

W7

HSMB TX D N12

W11

HSMA CLK OUT0

W10

FSM A26

AA4

HSMA RX D P16

Y3

HSMA RX D N16

Y4

CPU RESETn

W3

W6

HSMB D1

V4

HSMA SDA

V3

HSMA SCL

Y2

Y1

HSMA TX D P10

HSMA TX D N10

HSMA TX D P8

HSMA TX D N8

HSMA RX D P8

HSMA RX D N8

HSMA RX D P6

HSMA RX D N6

HSMA RX D P7

HSMA RX D N7

HSMA TX D P16

HSMA TX D N16

HSMA TX D P7

HSMA TX D N7

HSMA RX D P10

HSMA RX D N10

RUP5A

RDN5A

HSMA TX D P11

HSMA TX D N11

HSMA RX D P13

HSMA RX D N13

HSMB TX D P12

HSMB TX D N12

HSMA CLK OUT0

FSM A26

HSMA RX D P16

HSMA RX D N16

CPU RESETn

HSMB D1

HSMA SDA

HSMA SCL

HSMB TX D P0

P11

HSMB TX D N0

P10

HSMB TX D P7

M7

HSMB TX D N7

M6

HSMB TX D P9

L5

HSMB TX D N9

L4

HSMB RX D P9

G2

HSMB RX D N9

H1

HSMB RX D P6

K4

HSMB RX D N6

K3

HSMB RX D P7

J4

HSMB RX D N7

J3

HSMB TX D P6

N9

HSMB TX D N6

N8

HSMB TX D P8

L7

HSMB TX D N8

L6

HSMB RX D P11

H4

HSMB RX D N11

H3

HSMB TX D P10

K6

HSMB TX D N10

K5

HSMB RX D P10

F1

HSMB RX D N10

G1

HSMB RX D P12

E2

HSMB RX D N12

E1

RUP6A

E4

RDN6A

E3

HSMB RX D P2

P2

HSMB RX D N2

R1

HSMB TX D P2

T7

HSMB TX D N2

U6

HSMB TX D P3

T5

HSMB TX D N3

T4

HSMB TX D P1

T9

HSMB TX D N1

T8

HSMB RX D P3

N2

HSMB RX D N3

P1

HSMB RX D P0

R4

HSMB RX D N0

R3

HSMB RX D P1

P4

HSMB RX D N1

P3

HSMB TX D P5

R7

HSMB TX D N5

R6

HSMB RX D P4

M1

HSMB RX D N4

N1

HSMB TX D P0

HSMB TX D N0

HSMB TX D P7

HSMB TX D N7

HSMB TX D P9

HSMB TX D N9

HSMB RX D P9

HSMB RX D N9

HSMB RX D P6

HSMB RX D N6

HSMB RX D P7

HSMB RX D N7

HSMB TX D P6

HSMB TX D N6

HSMB TX D P8

HSMB TX D N8

HSMB RX D P11

HSMB RX D N11

HSMB TX D P10

HSMB TX D N10

HSMB RX D P10

HSMB RX D N10

HSMB RX D P12

HSMB RX D N12

RUP6A

RDN6A

HSMB RX D P2

HSMB RX D N2

HSMB TX D P2

HSMB TX D N2

HSMB TX D P3

HSMB TX D N3

HSMB TX D P1

HSMB TX D N1

HSMB RX D P3

HSMB RX D N3

HSMB RX D P0

HSMB RX D N0

HSMB RX D P1

HSMB RX D N1

HSMB TX D P5

HSMB TX D N5

HSMB RX D P4

HSMB RX D N4

U19F

Stratix IVE Bank 6

Bank 6A

DQ28R/DIFFFIO\_TX\_R45P

DQ28R/DIFFFIO\_TX\_R45N

DQ28R/DIFFFIO\_TX\_R46P

DQ28R/DIFFFIO\_TX\_R46N

DQ29R/DIFFFIO\_TX\_R47P

DQ29R/DIFFFIO\_TX\_R47N

DQ29R/DIFFFIO\_RX\_R47P

DQ29R/DIFFFIO\_RX\_R47N

DQ32R/DIFFFIO\_TX\_R52P

DQ32R/DIFFFIO\_TX\_R52N

DQ32R/DIFFFIO\_TX\_R51P

DQ32R/DIFFFIO\_TX\_R51N

DQ33R/DIFFFIO\_TX\_R53P

DQ33R/DIFFFIO\_TX\_R53N

DQ33R/DIFFFIO\_RX\_R53P

DQ33R/DIFFFIO\_RX\_R53N

DQS28R/DIFFFIO\_RX\_R46P

DQSN28R/DIFFFIO\_RX\_R46N

DQS29R/DIFFFIO\_RX\_R48P

DQSN29R/DIFFFIO\_RX\_R48N

DQ30R/DIFFFIO\_TX\_R49P

DQ30R/DIFFFIO\_TX\_R49N

DQ30R/DIFFFIO\_TX\_R48P

DQ30R/DIFFFIO\_TX\_R48N

DQ31R/DIFFFIO\_RX\_R50P

DQ31R/DIFFFIO\_RX\_R50N

DQ31R/DIFFFIO\_TX\_R50P

DQ31R/DIFFFIO\_TX\_R50N

DQS30R/DIFFFIO\_RX\_R49P

DQSN30R/DIFFFIO\_RX\_R49N

DQS31R/DIFFFIO\_RX\_R51P

DQSN31R/DIFFFIO\_RX\_R51N

DIFFFIO\_RX\_R45P

DIFFFIO\_RX\_R45N

RUP6A/DIFFFIO\_RX\_R56P

RDN6A/DIFFFIO\_RX\_R56N

Bank 6B

DQ18R/DIFFFIO\_RX\_R30P

DQ18R/DIFFFIO\_RX\_R30N

DQ18R/DIFFFIO\_TX\_R30P

DQ18R/DIFFFIO\_TX\_R30N

DQ19R/DIFFFIO\_TX\_R32P

DQ19R/DIFFFIO\_TX\_R32N

DQ19R/DIFFFIO\_TX\_R31P

DQ19R/DIFFFIO\_TX\_R31N

DQ21R/DIFFFIO\_TX\_R34P

DQ21R/DIFFFIO\_TX\_R34N

DQ21R/DIFFFIO\_TX\_R35P

DQ21R/DIFFFIO\_TX\_R35N

DQ22R/DIFFFIO\_TX\_R36P

DQ22R/DIFFFIO\_TX\_R36N

DQ22R/DIFFFIO\_RX\_R36P

DQ22R/DIFFFIO\_RX\_R36N

DQS19R/DIFFFIO\_RX\_R32P

DQSN19R/DIFFFIO\_RX\_R32N

DQS18R/DIFFFIO\_RX\_R31P

DQSN18R/DIFFFIO\_RX\_R31N

DQS21R/DIFFFIO\_RX\_R35P

DQSN21R/DIFFFIO\_RX\_R35N

DQS22R/DIFFFIO\_RX\_R37P

DQSN22R/DIFFFIO\_RX\_R37N

DQ20R/DIFFFIO\_RX\_R33P

DQ20R/DIFFFIO\_RX\_R33N

DQ20R/DIFFFIO\_TX\_R33P

DQ20R/DIFFFIO\_TX\_R33N

DQ23R/DIFFFIO\_TX\_R37P

DQ23R/DIFFFIO\_TX\_R37N

DQ23R/DIFFFIO\_TX\_R38P

DQ23R/DIFFFIO\_TX\_R38N

DQS20R/DIFFFIO\_RX\_R34P

DQSN20R/DIFFFIO\_RX\_R34N

DQS23R/DIFFFIO\_RX\_R38P

DQSN23R/DIFFFIO\_RX\_R38N

Bank 6C

DQ18R/DIFFFIO\_RX\_R30P

DQ18R/DIFFFIO\_RX\_R30N

DQ18R/DIFFFIO\_TX\_R30P

DQ18R/DIFFFIO\_TX\_R30N

DQ19R/DIFFFIO\_TX\_R32P

DQ19R/DIFFFIO\_TX\_R32N

DQ19R/DIFFFIO\_TX\_R31P

DQ19R/DIFFFIO\_TX\_R31N

DQ21R/DIFFFIO\_TX\_R34P

DQ21R/DIFFFIO\_TX\_R34N

DQ21R/DIFFFIO\_TX\_R35P

DQ21R/DIFFFIO\_TX\_R35N

DQ22R/DIFFFIO\_TX\_R36P

DQ22R/DIFFFIO\_TX\_R36N

DQ22R/DIFFFIO\_RX\_R36P

DQ22R/DIFFFIO\_RX\_R36N

DQS19R/DIFFFIO\_RX\_R32P

DQSN19R/DIFFFIO\_RX\_R32N

DQS18R/DIFFFIO\_RX\_R31P

DQSN18R/DIFFFIO\_RX\_R31N

DQS21R/DIFFFIO\_RX\_R35P

DQSN21R/DIFFFIO\_RX\_R35N

DQS22R/DIFFFIO\_RX\_R37P

DQSN22R/DIFFFIO\_RX\_R37N

DQ20R/DIFFFIO\_RX\_R33P

DQ20R/DIFFFIO\_RX\_R33N

DQ20R/DIFFFIO\_TX\_R33P

DQ20R/DIFFFIO\_TX\_R33N

DQ23R/DIFFFIO\_TX\_R37P

DQ23R/DIFFFIO\_TX\_R37N

DQ23R/DIFFFIO\_TX\_R38P

DQ23R/DIFFFIO\_TX\_R38N

DQS20R/DIFFFIO\_RX\_R34P

DQSN20R/DIFFFIO\_RX\_R34N

DQS23R/DIFFFIO\_RX\_R38P

DQSN23R/DIFFFIO\_RX\_R38N

J7

HSMB TX D P11

J6

HSMB TX D N11

N11

HSMB TX D P16

N10

HSMB TX D N16

K8

HSMB TX D P13

K7

HSMB TX D N13

G5

HSMB RX D P15

G4

HSMB RX D N15

F4

HSMB RX D P16

F3

HSMB RX D N16

C1

HSMB RX D P13

D1

HSMB RX D N13

L9

HSMB TX D P14

L8

HSMB TX D N14

M10

HSMB TX D P15

M9

HSMB TX D N15

D3

HSMB RX D P14

D2

HSMB RX D N14

H2

HSMB RX D P8

J1

HSMB RX D N8

P6

HSMB CLK OUT P1

P5

HSMB CLK OUT N1

R12

HSMA CLK OUT P2

T11

HSMA CLK OUT N2

R10

HSMB TX D P4

R9

HSMB TX D N4

L2

HSMB RX D P5

L1

HSMB RX D N5

N4

HSMB TX LED

N3

MAX CLK

M4

M3

P8

HSMB D3

P7

HSMB D0

N6

HSMB CLK OUT0

N5

HSMB D2

K2

MAX TO STRATIX4

K1

HSMB TX D P16:0]

HSMA\_TX\_D\_P[16:0]

10,27

HSMA TX D N[16:0]

HSMA\_TX\_D\_N[16:0]

10,27

HSMA RX D P[16:0]

HSMA\_RX\_D\_P[16:0]

27

HSMA RX D N[16:0]

HSMA\_RX\_D\_N[16:0]

27

HSMA\_CLK\_IN\_P[2:1]

HSMA\_CLK\_IN\_P[2:1]

10,27

HSMA\_CLK\_IN\_N[2:1]

HSMA\_CLK\_IN\_N[2:1]

10,27

HSMA\_CLK\_OUT\_P[2:1]

HSMA\_CLK\_OUT\_P[2:1]

10,27

HSMA\_CLK\_OUT\_N[2:1]

HSMA\_CLK\_OUT\_N[2:1]

10,27

HSMA SDA

HSMA\_SDA

27

HSMA SCL

HSMA\_SCL

27

HSMA\_CLK\_OUT0

HSMA\_CLK\_OUT0

27

HSMB TX D P[16:0]

HSMB\_TX\_D\_P[16:0]

27

HSMB TX D N[16:0]

HSMB\_TX\_D\_N[16:0]

27

HSMB RX D P[16:0]

HSMB\_RX\_D\_P[16:0]

27

HSMB RX D N[16:0]

HSMB\_RX\_D\_N[16:0]

27

HSMB\_CLK\_OUT\_P[2:1]

HSMB\_CLK\_OUT\_P[2:1]

10,27

HSMB\_CLK\_OUT\_N[2:1]

HSMB\_CLK\_OUT\_N[2:1]

10,27

HSMB\_CLK\_IN\_P[2:1]

HSMB\_CLK\_IN\_P[2:1]

10,27

HSMB\_CLK\_IN\_N[2:1]

HSMB\_CLK\_IN\_N[2:1]

10,27

HSMB\_D[3:0]

HSMB\_D[3:0]

27

HSMB\_CLK\_OUT0

HSMB\_CLK\_OUT0

27

HSMB\_TX\_LED

HSMB\_TX\_LED

25

CPU\_RESETn

CPU\_RESETn

25

MAX TO STRATIX4

MAX\_TO\_STRATIX4

23

MAX\_CLK

MAX\_CLK

23



FSM\_A[26:0]

FSM\_A[26:0]


10,17,22,23



# Stratix IV E Banks 7 & 8




## QDRII SRAM INTERFACE



## SHARED BUS INTERFACE






## SSRAM INTERFACE



## USER INTERFACE




## FLASH INTERFACE






Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121			
Title <b>Stratix IV E FPGA Development Kit Board</b>			
Copyright (c) 2009, Altera Corporation. All Rights Reserved.			
Size B	Document Number <b>150-0310904-B1</b>	(6XX-41504R)	Rev B
Date: Wednesday, August 26, 2009	Sheet 17	of 29	






# DDR3 SDRAM UDIMM (VIO)




## DDR3 DIMM on (VIO) INTERFACE




## PLACE CAPS NEAR DDR3 DIMM



# QDRII+ SRAM




## QDRII+ SRAM INTERFACE




## QDRII+ Output Impedance



Setting	Shunt J47
60 ohms	PIN1-PIN2
50 ohms	PIN3-PIN4
Min Drive	PIN5-PIN6



## RLDRAM II, CIO



**PLACE THESE RESISTORS AS CLOSE AS POSSIBLE TO THE RLD RAM II**






## Output Impedance


Setting	Shunt Position
MAX Drive	PIN1-PIN2
60 Ohms	PIN3-PIN4
50 Ohms	PIN5-PIN6

## HSTL1


## BYPASS CAPS FOR RLDRAM II CIO



**PLACE THESE CAPACITORS AS CLOSE AS POSSIBLE TO THE RLDRAM II**



## RLDRAM II INTERFACE






# RLDRAM II and QDRII+ TERMINATIONS


## Place Near RLDRAM II

On-die termination (ODT) is enabled by setting A9 to "1" during an MRS command.


PLACE THE RESISTORS WITHIN THIS BOX AS CLOSE AS POSSIBLE TO THE RLDRAM II CIO





## Place Near QDRII+




## QDRII+ SRAM INTERFACE






## RLDRAM II INTERFACE




## SSRAM



# MAX II




## CLOCK INTERFACE




## SHARED BUS




## FLASH INTERFACE




## CONFIGURATION INTERFACE








## CURRENT SENSE





## FPGA OSCILLATOR CONTROL





## USER I/O's



MAX\_EMB is labeled as "USER\_1" on the board




Place near MAX II






SGMII Mode (default)




Place near 88E1111 PHY







# User IO & Connector




MAX\_EMB is labeled as "USER\_1" on the board




MAX\_PB is labeled as "USER\_1/USER\_2" on the board







## USER I/O's





## SEVEN-SEG INTERFACE



## HSMC INTERFACE




# Speaker, LCD & Display Connectors







# High Speed Mezzanine (HSM) Interface





## HSMC JTAG INTERFACE



## HSMC PORT A





## HSMC PORT B





Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121			
Title <b>Stratix IV E FPGA Development Kit Board</b>			
Copyright (c) 2009, Altera Corporation. All Rights Reserved.			
Size B	Document Number <b>150-0310904-B1</b>	(6XX-41504R)	Rev B
Date: Wednesday, August 26, 2009	Sheet 27	of 29	

Place 6 vias minimum on each X2Y cap.



Place 6 vias minimum on each X2Y cap.

## Decoupling 2



Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121			
Title		Stratix IV E FPGA Development Kit Board	
Copyright (c) 2009, Altera Corporation. All Rights Reserved.			
Size	Document Number		Rev
B	150-0310904-B1 (6XX-41504R)		B
Date:	Wednesday, August 26, 2009		Sheet 29 of 29