

Power Supply Works with FET Drivers, DrMOS and Power Blocks for Flexible Placement Near Microprocessors

Theo Phillips

As microprocessors demand progressively more current at lower voltages, it becomes important to minimize conduction losses by placing the power supply as close to the load as possible. This increases the value of every square millimeter of board space near the load—particularly when multiple power stages are used. It is also important to locate the DC/DC controller away from high current paths, which can be difficult when the MOSFET gate drivers are in the controller package, because the gate traces must also be kept short. Sometimes the best solution is to use external power train devices or discrete N-channel MOSFETs and associated gate drivers.

The LTC3860 is a dual output step-down DC/DC controller designed to work in conjunction with drivers or power train devices such as DrMOS and power blocks, enabling flexible design configurations with PolyPhase® operation. Up to 12 stages can be paralleled to increase output current and clocked out of phase to minimize input and output filtering (Figure 1). In PolyPhase configurations, both output

voltage (V_{OUT}) and ground terminals are monitored using a single differential amplifier, enabling tight regulation even where IR losses occur through vias, trace runs and interconnects. Regulation is further enhanced by the accuracy of the 600mV reference, which is $\pm 0.75\%$ with junction temperatures from 0°C to 85°C .

Voltage mode operation ensures that per-phase currents up to 30A can be achieved while a stable switching waveform is maintained. In a current mode converter, the voltage on the output of the error amplifier controls the peak or valley switch current, such that the switch current must always be monitored. With typical sense voltages of less than 100mV and current sense elements having resistance of less than 1m Ω , the introduction of noise is always a concern. In contrast, the LTC3860 compares the differentially sensed error voltage on V_{OUT} to a sawtooth ramp, which is on the order of 1V. The ramp controls duty cycle—the larger the error voltage, the longer each phase's top switch stays on.




Figure 1. Pin interconnections for a 12-phase buck converter using the LTC3860

A 2-PHASE, SINGLE OUTPUT REGULATOR USING INTEGRATED DRIVER-MOSFETs (DrMOS)

Citing needs for high power density, increased efficiency at high switching frequencies, and interoperability between controllers and power devices, Intel has issued a set of technical specifications for integrated driver-MOSFETs (DrMOS) used in step-down DC/DC converters powering its microprocessors. The compact layout reduces efficiency losses due to stray

Because the LTC3860 has a PWM output instead of onboard MOSFET drivers, it can occupy board space away from critical high current paths. Its applications include high current power distribution and industrial systems, and telecom, DSP and ASIC supplies.




Figure 2. A 2-phase, single output converter using the FDMF8704 in each power stage to produce a 1V, 50A converter with all ceramic output capacitors

inductance. Several manufacturers have produced compliant devices. They are expected to operate at $>500\text{kHz}$ (preferably 1MHz), deliver 25A per phase at $\sim 1\text{V}$ from a 5V – 16V input, and occupy $8\text{mm} \times 8\text{mm}$ or $6\text{mm} \times 6\text{mm}$ packages with defined pinouts. They must accept a PWM input, which is used to alternately turn the top and bottom MOSFETs on and off when the input is high or low. It must be possible to turn both MOSFETs off (three-state), by leaving the PWM pin floating or by pulling the DISB pin of the DrMOS. An external inductor is required.

The LTC3860 provides a PWM signal compatible with DrMOS-compliant devices. For example, the Fairchild FDMF8704 DrMOS is specified for operation up to 1MHz at 25A per phase, and the LTC3860 can be programmed for a switching frequency from 200kHz – 1.2MHz . The LTC3860's high and low commands are interpreted by the FDMF8704 as top MOSFET on and bottom MOSFET on, respectively. This DrMOS does not recognize three-state signals on the PWM pin, but both of its MOSFETs turn off when its DISB pin is pulled low. The LTC3860's PWMEN pulls high through an open drain whenever PWM is high or low. When PWM is

three-state, an external resistor pulls the PWMEN pin low. Thus, three-state operation of the power stage is accomplished here by tying the PWMEN pin of the LTC3860 to the DISB pin of the DrMOS.

Figure 2 is the schematic for a 2-phase, single output converter using the FDMF8704 in each power stage to produce a 1V , 50A converter. A switching frequency of 600kHz is selected by tying CLKIN low and FREQ high. The effective frequency is 1.2MHz , because the two channels operate 180° out of phase.

By reducing the latency between clock cycles, the high switching frequency

The LTC3860 has internal current sharing, and only requires simple pin configurations and one external capacitor at the I_{AVG} pin to run phases together. The I_{AVG} pin stores a charge corresponding to the instantaneous average current of all phases.




Figure 3. Load transient response for the converter of Figure 2

improves transient response. Stable operation is possible with all ceramic output capacitors, which minimize the output ripple because of their low ESR. Figure 3 shows the converter's transient response to a large load step.

A common drawback of voltage mode converters is that they do not play well together when they are combined to increase power capability. They typically use the outputs of onboard op amps as their loop compensation nodes. Because these outputs are low impedance, they cannot just be tied together to balance the current from each power stage. An external circuit would be needed for each phase.

The LTC3860 has internal current sharing, and only requires simple pin configurations and one external capacitor at the I_{AVG} pin to run phases together. The I_{AVG} pin stores a charge corresponding to the instantaneous average current of all phases. The slave channel's FB pin is




Figure 4. The converter of Figure 2 demonstrates stable current sharing at both edges of a load transient: (a) rising edge; (b) falling edge.

connected to $INTV_{CC}$, a single differential amplifier is placed ahead of the master's FB pin, and each TRACK/SS, COMP, and output is tied to the other. The power stages are now actively balanced. One power good indicator, $PGOOD_1$, reports undervoltage and overvoltage events.

The maximum current sense mismatch between phases is $\pm 2mV$ between channels on the same IC or on different ICs. This translates to tight current sharing between channels in PolyPhase applications, particularly when the current sense elements are well matched. Here, the Würth 744355019 inductors' DC resistance is specified to have a tolerance of $\pm 10\%$ at $20^\circ C$. Figures 4a and 4b show that the inductor current levels follow each other closely during a load transient.

A differential amplifier provides remote sensing of the output voltage. V_{SNSP} and V_{SNSN} are tied to V_{OUT} and PGND at the point of load. The potential between these pins is translated, with unity gain,

to a potential between V_{SNSOUT} and SGND. V_{SNSOUT} is tied to the feedback string leading to FB of the master channel. This arrangement overcomes error due to board interconnection losses, which often result in voltage offsets between power ground and SGND. For this 1V output, the difference between no load and full load V_{OUT} is typically just 1mV.

WHEN EFFICIENCY IS THE PRIORITY

When efficiency is a higher priority than minimizing board space, operating the LTC3860 at a relatively low switching frequency reduces switching losses, while adding a synchronous MOSFET reduces conduction losses, particularly if the converter operates at low duty cycle. Since $DrMOS$ packages contain just one main and one synchronous MOSFET, it becomes beneficial to use discrete FETs and drivers. The powerful LTC4449 driver is ideally suited to the task.

The LTC4449 is designed to drive top and bottom MOSFETs in a synchronous

When efficiency is a higher priority than minimizing board space, operating the LTC3860 at a relatively low switching frequency reduces switching losses, while adding a synchronous MOSFET reduces conduction losses, particularly if the converter operates at low duty cycle. Since DrMOS packages contain just one main and one synchronous MOSFET, it is beneficial to use discrete FETs and drivers.




Figure 5. The LTC3860 can use the LTC4449 to drive discrete MOSFETs. A synchronous MOSFET is added to improve efficiency.

DC/DC converter. It accepts high, low and three-state inputs, with thresholds proportional to the LTC3860 power supply because the LTC4449 V_{LOGIC} is at the same potential as the LTC3860 V_{CC} . The V_{CC} of the LTC3860 can range from 3V to 5.5V, and if it drops below the undervoltage lockout (UVLO) threshold (2.9V falling, 3.0V rising), both channels of the LTC3860 are disabled. UVLO ensures that the driver operates only when V_{CC} is at safe levels.

For maximum efficiency, the LTC4449's top gate has pull-up and pull-down times of 8ns and 7ns; the bottom gate, 7ns and 4ns, while looking into 300pF loads. Adaptive shoot-through protection ensures that the dead times are short enough to avoid power loss, but not so short that cross-conduction

can occur. The driver is available in a low profile 2mm × 3mm DFN package.

Figure 5 shows a schematic for a single channel, 400kHz, single phase converter using the LTC4449 and discrete MOSFETs. Figure 6 shows the improvement in efficiency compared to a DrMOS solution operating at the same frequency with the same passive components.

Discrete MOSFETs also provide an input voltage capability higher than the DrMOS requirement (16V). The V_{INSNS} pin of the LTC3860, which connects to the supply at the drain of the main MOSFET, can handle up to 24V. This allows LTC3860 applications to benefit from the large number of 30V MOSFETs available from various manufacturers.

400kHz operation is set by tying the FREQ and CLKIN pins low. Other switching frequencies, from 250kHz to 1.25MHz, can be programmed with a single resistor from FREQ to ground, or synchronized with an external signal source, with a smooth transition to and from the resistor-set frequency if an interruption in the sync signal occurs. No external PLL filter components are required for synchronization.

The V_{INSNS} pin monitors the input voltage and immediately adjusts the duty cycle in a manner inversely proportional to V_{IN} , bypassing the feedback loop. This feature brings two benefits: a set of compensation values works across the entire V_{IN} range, and during a line transient deviation in V_{OUT} is minimal, as Figure 7 shows.

Instead of selecting power stage components, designers have the option of specifying an entire power stage on a small PC board. Known as a power block, it includes MOSFETs, a MOSFET driver, an inductor, and minimal input and output capacitors.




Figure 6. The circuit of Figure 5 shows improved efficiency compared with a typical DrMOS solution. The compromise is in board space—a DrMOS occupies 36mm² or 64mm², and the driver and three MOSFETs occupy 101mm², excluding the traces connecting the components.




Figure 7. Through its VINSNS pin, the LTC3860 provides line feedforward compensation, preventing steady state and dynamic variations in V_{OUT} when V_{IN} is not constant.




Figure 8. Short circuit behavior of the LTC3860


The ILIM pin provides a handle for setting current limit. It sources 20 μ A through an external resistor, providing a voltage proportional to the current limit. When current limit is reached, the LTC3860 three-states the PWM output, resets the soft-start timer, and waits 32768 switching cycles before restarting (Figure 8).

The LTC3860 has the ability to start up into a prebiased output. When the TRACK/SS voltage is below the voltage at FB, the LTC3860 will not switch (except for refresh pulses, which keep the boost capacitor charged). When TRACK/SS exceeds FB, switching commences, but inductor current is not allowed to reverse until the output reaches regulation, when continuous conduction mode begins. Thus, the output is allowed to rise gently (Figure 9).

WHEN SIMPLICITY IS REQUIRED

Instead of selecting power stage components, designers have the option of specifying an entire power stage on a small PC board. Known as a power block, it includes MOSFETs, a MOSFET driver, an inductor and minimal input and output capacitors. Electrical and mechanical connection is made through standoffs which surface mount onto the main board.

Figure 9. Start-up into a prebiased output for discrete MOSFET application



Connections are also provided for temperature sensing and inductor DCR sensing. They typically operate at 12V input, switching at 400kHz–500kHz and source 20A–40A. Unlike DrMOS, power blocks do not occupy a standard footprint.

The LTC3860 is shown in Figure 10 coupled with a Delta power block. This high current, 400kHz, 2-phase application can source 45A at its output. Since each channel operates 180° out of phase with respect to the other, the effective switching frequency is doubled, minimizing stress on the input and output capacitors. The power block's physical dimensions are approximately 1.0" L \times 0.5" W \times 0.5" H, yielding a small solution size. Topside heat sinks are provided for the onboard MOSFETs, and 200LFM airflow at <55°C is required.

